



SANYO Semiconductors

DATA SHEET



LV1116N/NV

Bi-CMOS IC

Surround Processor ICs for
Electronic Volume Control

Overview

The LV1116N/NV are sound processor ICs developed for use in TV sets.

They incorporate the surround processing functions including (AViSS), pseudo stereo function, (L+R) output, and the major functional blocks of an electronic volume control IC.

Features

- Input function SWs (stereo inputs [L, R]).
- Line out pin (through output).
- Input gain control (-6dB, -4dB, 0dB, 4dB, 6dB: 5 positions).
- AViSS (ON/OFF/4-stage level control).
- Tone control (BASS: ± 20 dB, TREBLE: ± 18 dB [in 2dB steps]).
- Volume control (0dB to -14dB: 1dB steps/-14dB to -80dB: 2dB steps/ $-\infty = -82$ dB).
- Balance control.
- Through mode/Mute mode.
- Pseudo stereo function (ON/OFF/MONO).
- L+R output with LPF (Mute + 7-stage level control: 8 positions).
- I²C bus control.

* Initial gain of L+R AMP can be controlled by the resistance value of external resistor.

Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		10.5	V
Allowable power dissipation 1	Pd max1	Ta ≤ 70°C *, DIP	700	mW
Allowable power dissipation 2	Pd max2	Ta ≤ 70°C *, SSOP	550	mW
Operating temperature	Topr		-25 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note *: Mounted on a specified board: 114.3mm×76.1mm×1.6mm, glass epoxy board

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LV1116N/1116NV

Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V_{CC}		9.0	V
Operating supply voltage 1	$V_{CC\text{ opg1}}$	DIP	5.0 to 10.0	V
Operating supply voltage 2	$V_{CC\text{ opg2}}$	SSOP	5.0 to 9.0	V
Control data				
"H" level voltage	V_{IH}		2.0 to 5.5	V
"L" level voltage	V_{IL}		0.0 to 1.0	V
Pulse width	t_{pw}		1.0	μs
Hold time	t_{hold}		1.0	μs
Operating frequency	f_{opg}		500	kHz

Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = 9.0\text{V}$, $f_{in} = 1\text{kHz}$, $V_{IN} = 300\text{mV}_{rms} = 0\text{dB}$, $R_L = 10\text{k}\Omega$ (Input=L/R-A, Output=L/R-VROUT)

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Quiescent current	I_{CCO}			48		mA
Total through (Total through mode, Volume control: 0dB)						
Voltage gain	VG_T		-1.6	-0.6	+0.6	dB
Maximum output voltage	VO_T	THD=1%	2.0	2.6		V _{rms}
Total harmonic distortion	THD_T	DIN AUDIO		0.03	0.1	%
Output noise voltage	VNO_T	DIN AUDIO		-99	-85	dBV
Cross talk	CT_T	DIN AUDIO	85	95		dB
Matrix through (Matrix mode, Input gain: 0dB, Volume control: 0dB)						
Voltage gain	VG_F		-1.7	-0.7	+0.7	dB
Maximum output voltage	VO_M	THD=1%	1.5	2.0		V _{rms}
Total harmonic distortion	THD_M	DIN AUDIO		0.04	0.1	%
Output noise voltage	VNO_M	DIN AUDIO		-95	-85	dBV
Cross talk	CT_M	DIN AUDIO	85	93		dB
MONO mode (MONO mode, Input gain: 0dB, Volume control: 0dB)						
Maximum output voltage	VO_S	THD=1%	1.5	2.0		V _{rms}
Total harmonic distortion	THD_S	DIN AUDIO		0.04	0.5	%
Output noise voltage	VNO_S	DIN AUDIO		-95	-85	dBV
Surround (Surround mode-A, Input gain: 0dB, Volume control: 0dB)						
Maximum output voltage	VO_S	THD=1%	1.5	2.0		V _{rms}
Total harmonic distortion	THD_S	DIN AUDIO		0.2	0.5	%
Output noise voltage	VNO_S	DIN AUDIO		-92	-85	dBV
Pseudo stereo (Pseudo stereo mode, Input gain: 0dB, Volume control: 0dB)						
Maximum output voltage	VO_S	THD=1%	1.5	2.0		V _{rms}
Total harmonic distortion	THD_S	DIN AUDIO		0.07	0.5	%
Output noise voltage	VNO_S	DIN AUDIO		-92	-85	dBV
Bass band EQ (Matrix through mode, Input gain: 0dB, Volume control: 0dB)						
Control Range 1	Geq_B	Max. Boost/Cut, DIP	± 18	± 20	± 22	dB
Control Range 2	Geq_B	Max. Boost/Cut, SSOP	± 17	± 20	± 23	dB
Step resolution	$Estep_B$		1.0	2.0	3.0	dB
Treble band EQ (Matrix through mode, Input gain: 0dB, Volume control: 0dB)						
Control Range 1	Geq_T	Max. Boost/Cut, DIP	± 16	± 18	± 20	dB
Control Range 2	Geq_T	Max. Boost/Cut, SSOP	± 15	± 18	± 21	dB
Step resolution	$Estep_T$		1.0	2.0	3.0	dB

Continued on next page.

LV1116N/1116NV

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
L+R output (Output=L+R-OUT, Step=0dB, L+R_Step=Step4)						
Gain	V_{GF}		-2.3	-1.3	-0.3	dB
Maximum output voltage	VOF	THD=1%	2.0	2.5		Vrms
Total harmonic distortion	THD_F	DIN AUDIO		0.03	0.1	%
Output noise voltage	VNO_F	DIN AUDIO		-99	-85	dBV


Note: The output wave form becomes big depending on the surround or tone control setting. Please make sure the output waveform is not distorted. If the waveform is distorted, reduce the gain setting of surround, tone control, or input signal level.

Package Dimensions

unit : mm (typ)

3170A

[LV1116N]




Package Dimensions


unit : mm (typ)

3247A

[LV1116NV]



Block Diagram



I²C BUS Control Signal




Figure1 I²C BUS Control Signal timing chart


I²C BUS register

1) The explanation of I²C Bus

I²C Bus (Inter IC Bus) is the bus system which the PHILIPS company developed.

It does controls such as the start, the stop by two control signals of SDA (Serial Data) and SCL (Serial Clock).

The output of each signal is open drain and forms out of wired OR.



- S: Start condition
- P: Stop condition
- ACK: Acknowledge

Data is transmitted in the MSB first. 1 unit is composed of 8 bits and ACK is put back from the slave to confirm. Slave IC reads data with rising edge of SCL. Master IC changes data by falling edge in SCL.

2) The control register

Table1 Slave Address

MSB							LSB
1	1	1	0	1	1	1	0

Note; LV1116N/NV are reception exclusive use. It depends and it uses LSB by the "0" fixation.

Table2 I²C Bus transmission

Function	Sub Address		Data							
	BINARY	HEX	D7	D6	D5	D4	D3	D2	D1	D0
Input control/Gain control	0000 0001	01	0	0	Gain			Input		
Volume control	0000 0010	02	Channel			Volume				
Output/Surround/MODE control	0000 0011	03	L+R out gain			Surround		MODE		
Tone control [Bass]	0000 0100	04	0	0	0	Bass				
Tone control [TREBLE]	0000 0101	05	0	0	0	TREBLE				

Table3 Input Selection

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Mute	0	0	0	0	0	0	0	1	0	0	*	*	*	0	0	0
In A									0	0	*	*	*	0	0	1
In B									0	0	*	*	*	0	1	0
In C									0	0	*	*	*	0	1	1

Table4 Gain control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
-6dB	0	0	0	0	0	0	0	1	0	0	0	1	1	*	*	*
-4dB									0	0	0	1	0	*	*	*
0dB									0	0	0	0	0	*	*	*
+4dB									0	0	1	1	0	*	*	*
+6dB									0	0	1	1	1	*	*	*

LV1116N/1116NV

Table5 Mode control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Total									*	*	*	*	*	*	0	0
Matrix									*	*	*	*	*	*	0	1
Mono	0	0	0	0	0	0	1	1	*	*	*	*	*	*	1	0
Pseudo									*	*	*	*	*	*	1	1

Table6 Surround control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
OFF									*	*	*	0	0	0	*	*
MODE-C									*	*	*	0	1	1	*	*
MODE-B									*	*	*	0	1	0	*	*
MODE-A	0	0	0	0	0	0	1	1	*	*	*	0	0	1	*	*
MODE-F												1	1	1		
MODE-E												1	1	0		
MODE-D									*	*	*	1	0	1	*	*

Note; At the time of forced mono mode, there is not surround effect.

Note; Output gain = Step1 < Step7

Table7 L+R Output Gain control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
MUTE									0	0	0	*	*	*	*	*
Step1									0	0	1	*	*	*	*	*
Step2									0	1	0	*	*	*	*	*
Step3									0	1	1	*	*	*	*	*
Step4	0	0	0	0	0	0	1	1	1	0	0	*	*	*	*	*
Step5									1	0	1	*	*	*	*	*
Step6									1	1	0	*	*	*	*	*
Step7									1	1	1	*	*	*	*	*

Note; Output gain = Step1 < Step7

Table8 Tone control [Bass control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+20dB									0	0	0	0	1	0	1	0
+18dB									0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1
-20dB									0	0	0	1	1	0	1	0

LV1116N/1116NV

Table9 Tone control [TREBLE control]

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
+18dB									0	0	0	0	1	0	0	1
+16dB									0	0	0	0	1	0	0	0
+14dB									0	0	0	0	0	1	1	1
+12dB									0	0	0	0	0	1	1	0
+10dB									0	0	0	0	0	1	0	1
+8dB									0	0	0	0	0	1	0	0
+6dB									0	0	0	0	0	0	1	1
+4dB									0	0	0	0	0	0	1	0
+2dB									0	0	0	0	0	0	0	1
0dB	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
-2dB									0	0	0	1	0	0	0	1
-4dB									0	0	0	1	0	0	1	0
-6dB									0	0	0	1	0	0	1	1
-8dB									0	0	0	1	0	1	0	0
-10dB									0	0	0	1	0	1	0	1
-12dB									0	0	0	1	0	1	1	0
-14dB									0	0	0	1	0	1	1	1
-16dB									0	0	0	1	1	0	0	0
-18dB									0	0	0	1	1	0	0	1

Table10 Volume control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0dB									*	*	0	0	0	0	0	0
-1dB									*	*	0	0	0	0	0	1
-2dB									*	*	0	0	0	0	1	0
-3dB									*	*	0	0	0	0	1	1
-4dB									*	*	0	0	0	1	0	0
-5dB									*	*	0	0	0	1	0	1
-6dB									*	*	0	0	0	1	1	0
-7dB									*	*	0	0	0	1	1	1
-8dB									*	*	0	0	1	0	0	0
-9dB									*	*	0	0	1	0	0	1
-10dB									*	*	0	0	1	0	1	0
-11dB									*	*	0	0	1	0	1	1
-12dB									*	*	0	0	1	1	0	0
-13dB									*	*	0	0	1	1	0	1
-14dB									*	*	0	0	1	1	1	0
-16dB									*	*	0	0	1	1	1	1
-18dB	0	0	0	0	0	0	1	0	*	*	0	1	0	0	0	0
-20dB									*	*	0	1	0	0	0	1
-22dB									*	*	0	1	0	0	1	0
-24dB									*	*	0	1	0	0	1	1
-26dB									*	*	0	1	0	1	0	0
-28dB									*	*	0	1	0	1	0	1
-30dB									*	*	0	1	0	1	1	0
-32dB									*	*	0	1	0	1	1	1
-34dB									*	*	0	1	1	0	0	0
-36dB									*	*	0	1	1	0	0	1
-38dB									*	*	0	1	1	0	1	0
-40dB									*	*	0	1	1	0	1	1
-42dB									*	*	0	1	1	1	0	0
-44dB									*	*	0	1	1	1	0	1
-46dB									*	*	0	1	1	1	1	0
-48dB									*	*	0	1	1	1	1	1
-50dB									*	*	1	0	0	0	0	0
-52dB									*	*	1	0	0	0	0	1

Continued on next page.

LV1116N/1116NV

Continued from preceding page.


	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
-54dB									*	*	1	0	0	0	1	0
-56dB									*	*	1	0	0	0	1	1
-58dB									*	*	1	0	0	1	0	0
-60dB									*	*	1	0	0	1	0	1
-62dB									*	*	1	0	0	1	1	0
-64dB									*	*	1	0	0	1	1	1
-66dB									*	*	1	0	1	0	0	0
-68dB	0	0	0	0	0	0	1	0	*	*	1	0	1	0	0	1
-70dB									*	*	1	0	1	0	1	0
-72dB									*	*	1	0	1	0	1	1
-74dB									*	*	1	0	1	1	0	0
-76dB									*	*	1	0	1	1	0	1
-78dB									*	*	1	0	1	1	1	0
-80dB									*	*	1	0	1	1	1	1
-∞dB									*	*	1	1	0	0	0	0

Table11 Volume channel control

	Sub Address								Data							
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
L-ch									0	1	*	*	*	*	*	*
R-ch	0	0	0	0	0	0	1	0	1	0	*	*	*	*	*	*
L/R									1	1	*	*	*	*	*	*

It is the flow chart of the program which controls LV1116N/NV.


Ex.1: It is the order, sets an initial and input port control.



Note: The data to transmit is ex..

LV1116N/1116NV

Ex.2: It is the order, sets a volume control data, when Lch and Rch are same data.




Note 1: The data to transmit is ex..

Note 2: This control doesn't change, input control and input gain control.

Ex.3: It is the order, sets a volume control data, when Lch and Rch are other data.

When doing a volume setting (Lch = -28dB, Rch = -32dB)




Note 1: The data to transmit is ex..

Note 2: This control doesn't change, input control and input gain control.

LV1116N/1116NV


Ex.4: It is the order, sets a mode control, surround and output control data.



Note 1: The data to transmit is ex..

Note 2: This control doesn't change, input control, input gain control and volume control.


Ex.5: It is the order, sets a mode control, bass band control data.



Note 1: The data to transmit is ex..

Note 2: This control doesn't change, input, gain, volume, and output mode control.

Ex.6: It is the order, sets a mode control, treble band control data.




Note 1: The data to transmit is ex..

Note 2: This control doesn't change, Except this treble band data.









LV1116N/1116NV

Sample Application Circuit



LV1116N/1116NV

Pin Functions

Pin No	Function	Voltage	Remarks	Internal equivalent circuit
1	GND	0		
2	INPUT-A(R)	VREF	Input Impedance $r_i=50k\Omega$	
35	INPUT-A(L)			
3	INPUT-B(R)			
34	INPUT-B(L)			
4	INPUT-C(R)			
33	INPUT-C(L)			
5	LINE-OUT(R)	VREF	Function SW Output $r_o=50k\Omega$	
32	LINE-OUT(L)			
6	DC Cut(R)	VREF	DC offset cancellation capacitor connection pin	
31	DC Cut(L)			
7	ST-1	VREF	Pseudo stereo phase shift capacitor connection pin	
30	ST-2			
8	AVISS LPF	VREF	Capacitor connection pin for surround low pass filter	
9	TREBLE(R)	VREF	Capacitor connection pin for configuring treble filter	
28	TREBLE(L)			
10	BASS-1(R)	VREF	Bass band filter configuration capacitor and resistor connection pins	
27	BASS-1(L)			
11	BASS-2(R)			
26	BASS-2(L)			
12	OUT(R)	VREF	Output Impedance $r_o=50k\Omega$	
25	OUT(L)			

Continued on next page.


LV1116N/1116NV

Continued from preceding page.

Pin No	Function	Voltage	Remarks	Internal equivalent circuit
13	EVR-IN(R)	VREF	Input Impedance $r_i=50k\Omega$	
24	EVR-IN(L)			
14	EVR-OUT(R)	VREF	Output Impedance $r_o=50k\Omega$	
23	EVR-OUT(L)			
15	L+R OUT	VREF	Output Impedance $r_o=10k\Omega$	
16	VREF	$0.5V_{CC}$	Reference voltage	
17	V_{CC}	V_{CC}		
18	V_{DD}	V_{DD}		
19	I ² C-DATA		I ² C control data input	
20	I ² C-CLK			
21	V_{SS}	0		
22	L+R LPF	VREF	Internal resistor	
29	AVISS HPF	VREF		
36	ANALOG GND	VREF		

LV1116N/1116NV


Treble / Bass Band Block Equivalent Circuit Diagram



Same for Right channel

During boost, SW1 and SW3 are ON, during cut, SW2 and SW4 are ON, when 0dB, 0dBSW and SW2 and SW3 are ON.

L+R Block Equivalent Circuit Diagram




ILV00257

Tone Circuit Constant Calculation Examples

Treble Band Circuit: The shelving characteristics can be obtained for the treble band. The equivalent circuit and calculation formula during boost are indicated below.

• Calculation example 1

Specification Set frequency: $f = 10000\text{Hz}$
 Gain during maximum boost: $G_{+18\text{dB}} = 17.5\text{dB}$
 Let us use $R1 = 6.51\text{k}\Omega$ and $R2 = 45.19\text{k}\Omega$
 The above constants are inserted in the following formula



$$G = 20 \times \text{Log}_{10} \left[1 + \frac{R2}{\sqrt{R1^2 + (1/\omega C)^2}} \right]$$


$$C = \frac{1}{2\pi f \sqrt{\left[\frac{R2}{10^{G/20} - 1} \right]^2 - R1^2}}$$

$$= \frac{1}{2\pi \times 10000 \sqrt{\left[\frac{45190}{7.50 - 1} \right]^2 - 6510^2}} \approx 6500 \text{ (pF)}$$

Bass Band Circuit: The equivalent circuit and the formula for calculating the external RC with a mean frequency of 100Hz are shown below.

• Calculation example 1

specification Mean frequency: $f_0 = 100\text{Hz}$
 Gain during maximum boost: $G_{+20\text{dB}} = 20\text{dB}$
 Let us use $R1 = 0\text{k}\Omega$ and $R2 = 66.7\text{k}\Omega$, and $C1 = C2 = C$.



We obtain R3 from $G = 20\text{dB}$

$$G = 20 \times \text{Log}_{10} \left[1 + \frac{R2}{2R3} \right]$$

$$R3 = \frac{R2}{2 (10^{G/20} - 1)} = \frac{66700}{2 (10 - 1)} \approx 3.6\text{k}\Omega$$

We obtain C from mean frequency $f_0 = 100\text{Hz}$

$$f_0 = \frac{1}{2\pi \sqrt{(R3R2C1C2)}}$$

$$C = \frac{1}{2\pi f_0 \sqrt{R3R2}} = \frac{1}{2\pi \times 100 \sqrt{66700 \times 3600}} \approx 0.1\mu\text{F}$$









We obtain Q

$$Q = \frac{R3R2}{2R3} \times \frac{1}{\sqrt{R3R2}} \approx 2.15$$









Note item when using

- (1) When turning on the power, the setting inside is unsettled.
 Before setting control data, it does a mute.
- (2) To prevent the digital noise of the high frequency influence a terminal. (SCL, SDA)
 It can be protected by a signal line in the ground pattern or by the shielding cable.
- (3) To prevent the noise in changing a mode, please set the mute ON.

LV1116N/1116NV



LV1116N/1116NV



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2008. Specifications and information herein are subject to change without notice.