

2-Phase Stepper-Motor Driver Bipolar-IC

TLE 4729 G

Features


- 2 × 0.7 amp. full bridge outputs
- Integrated driver, control logic and current control (chopper)
- Very low current consumption in inhibit mode
- Fast free-wheeling diodes
- Max. supply voltage 45 V
- · Output stages are free of crossover current
- Offset-phase turn-ON of output stages
- · All outputs short-circuit proof
- Error-flag for overload, open load, over-temperature
- SMD package P-DSO-24-3

	r	
Туре	Ordering Code	Package
TLE 4729 G	Q67006-A9225	P-DSO-24-3 (SMD)

Functional Description

TLE 4729 G is a bipolar, monolithic IC for driving bipolar stepper motors, DC motors and other inductive loads that operate by constant current. It is fully pin and function compatible except the current programming is inverse to the TLE 4729 G with an additional inhibit feature. The control logic and power output stages for two bipolar windings are integrated on a single chip which permits switched current control of motors with 0.7 A per phase at operating voltages up to 16 V.

The direction and value of current are programmable for each phase via separate control inputs. In the case of low at all four current program inputs the device is switched to inhibit mode automatically. A common oscillator generates the timing for the current control and turn-on with phase offset of the two output stages. The two output stages in full-bridge configuration include fast integrated freewheeling diodes and are free of crossover current. The device can be driven directly by a microprocessor in several modes by programming phase direction and current control of each bridge independently.





With the two error outputs the TLE 4729 G signals malfunction of the device. Setting the control inputs high resets the error flag and by reactivating the bridges one by one the location of the error can be found.

Pin Configuration

(top view)




Figure 1




Pin Definitions and Functions

Pin	Function									
1, 2, 23, 24	Digital contro particular phas		the magnitude of the current of the							
	I_{set} = 450 mA	with $R_{sense} = 1 \ \Omega$								
	IX1 IX0									
	LL	0	No current ¹⁾							
	LH	$0.155 \times I_{set}$	Hold							
	HL	I _{set}	Normal mode							
	н н	$1.55 \times I_{set}$	Accelerate							
	¹⁾ "No current" in 50 μA (inhibit-m		rcuit and current consumption will sink below							
3	• •	the phase current flo	through phase winding 1. ows from Q11 to Q12, on L-potential							
5 8, 17 20	Ground; all pins are connected at leadframe internally.									
4	Oscillator; works at approx. 25 kHz if this pin is wired to ground across 2.2 nF.									
10	Resistor R ₁ for	r sensing the current	in phase 1.							
9, 12	Push-pull out diodes.	puts Q11, Q12 for ph	nase 1 with integrated free-wheeling							
11		tic capacitor of at lea	s close as possible to the IC, with a ast 47 μ F in parallel with a ceramic							
14	•	t; signals with "low" tl utputs or over-tempe	ne errors: short circuit to ground of rature.							
13, 16	Push-pull out diodes.	puts Q22, Q21 for pł	nase 2 with integrated free-wheeling							
15	Resistor R ₂ for	r sensing the current	in phase 2.							
21	-	• •	e errors: open load or short circuit to rt circuit of the load or over-							
22		phase current flows	flow through phase winding 2. On from Q21 to Q22, on L-potential in							



Block Diagram







Absolute Maximum Ratings

$T_{\rm j} = -40$ to 150 °C

Parameter	Symbol	Limit	Values	Unit	Remarks
		min.	max.		
Supply voltage	VS	- 0.3	45	V	-
Error outputs	V _{Err}	- 0.3	45	V	-
	I _{Err}	_	3	mA	-
Output current	IQ	– 1	1	А	-
Ground current	I _{GND}	-2	_	А	-
Logic inputs	V _{IXX}	– 15	15	V	IXX; Phase 1, 2
Oscillator voltage	VOSC	- 0.3	6	V	-
$\overline{R_1, R_2}$ input voltage	V _{RX}	- 0.3	5	V	-
Junction temperature	Tj	- 40	150	°C	
Storage temperature	T _{stg}	- 50	150	°C	-
Thermal resistances Junction-ambient Junction-ambient (soldered on a 35 μm thick 20 cm ² PC board copper area)	R _{th ja} R _{th ja}		75 50	K/W K/W	_
Junction-case	R _{th jc}	—	15	K/W	Measured on pin 5

Operating Range

Supply voltage	V _S	5	16	V	-
Case temperature	T _C	- 40	110	°C	Measured on pin 5 $P_{diss} = 2 W$
Output current	IQ	- 800	800	mA	-
Logic inputs	V _{IXX}	- 5	+ 6	V	IXX; Phase 1, 2
Error outputs	V _{Err} I _{Err}	- 0	25 1	V mA	- -



Characteristics

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Current Consumption

$X = L; V_S = 12 V;$
≤ 85 °C _{1, 2} = 0 A

Oscillator

Output charging current	I _{OSC}	90	120	150	μA	-
Charging threshold	VOSCL	0.8	1.3	1.9	V	-
Discharging threshold	VOSCH	1.7	2.3	2.9	V	-
Frequency	fosc	18	24	30	kHz	C_{OSC} = 2.2 nF

Phase Current ($V_{S} = 9 \dots 16 V$)

Mode "no current"	IQ	-	0	_	mA	IX0 = L; IX1 = L
Voltage threshold of						
current Comparator at						
R _{sense} in mode:						
Hold	V _{ch}	40	70	100	mV	IX0 = H; IX1 = L
Setpoint	V _{cs}	410	450	510	mV	IX0 = L; IX1 = H
Accelerate	V _{ca}	630	700	800	mV	IX0 = H; IX1 = H

Logic Inputs (Phase X)

Threshold	$V_{ }$	1.2	1.7	2.2	V	_
Hysteresis	V_{IHy}	-	200	-	mV	-
L-input current	I _{IL}	- 10	– 1	1	μA	$V_{\rm I} = 1.2 \rm V$
L-input current	$I_{ }$	- 100	- 20	- 5	μA	$V_{\rm I} = 0 \rm V$
H-input current	I _{IH}	– 1	0	10	μA	$V_{\rm I} = 5 \rm V$

Logic Inputs (IX1; IX0)

Threshold	$V_{\rm I}$	0.8	1.7	2.2	V	-
Hysteresis	V_{IHv}	-	200	_	mV	-
L-input current	I	- 100	—	+ 5	μA	$V_{\rm I} = 0 \rm V$
H-input current	I _{IH}	5	20	50	μA	$V_{\rm I}$ = 5 V



Characteristics (cont'd)

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Error Outputs

Saturation voltage	V _{ErrSat}	50	200	500	mV	$I_{\rm Err}$ = 1 mA
Leakage current	I _{ErrL}	—	—	10	μA	V_{Err} = 25 V

Thermal Protection

Shutdown	T _{isd}	140	150	160	°C	$I_{Q1,2} = 0 A$
Prealarm	T _{jpa}	120	130	140	°C	$V_{\rm Err} = L$
Delta	ΔT_{i}	10	20	30	K	$\Delta T_{i} = T_{isd} - T_{ipa}$
Hysteresis shutdown	T _{isdhy}	-	20	-	K	-
Hysteresis prealarm	Tjpahy	—	20	_	K	_

Power Outputs Diode Transistor Sink Pair (D13, T13; D14, T14; D23, T23; D24, T24)

• • • • •	-					
Saturation voltage	V _{satl}	0.1	0.3	0.5	V	<i>I</i> _Q = – 0.45 A
Saturation voltage	V _{satl}	0.2	0.5	0.8	V	$I_{\rm Q} = -0.7 {\rm A}$
Reverse current	I _{RI}	500	1000	1500	μA	$\bar{V_{S}} = V_{Q} = 40 \text{ V}$
Forward voltage	V_{FI}	0.6	0.9	1.2	V	<i>I</i> _Q = 0.45 A
Forward voltage	V_{FI}	0.7	1.0	1.3	V	$I_{\rm Q} = 0.7 {\rm A}$

Diode Transistor Source Pair (T11, D11; T12, D12; T21, D21; T22, D22)

Saturation voltage	V _{satuC}	0.6	1.0	1.2	V	$I_{\rm Q}$ = 0.45 A; charge
Saturation voltage	V _{satuD}	0.1	0.3	0.6	V	I _Q = 0.45 A;
						discharge
Saturation voltage	V _{satuC}	0.7	1.2	1.5	V	$I_{\rm Q}$ = 0.7 A; charge
Saturation voltage	V _{satuD}	0.2	0.5	0.8	V	$I_{\rm Q} = 0.7 {\rm A};$
						discharge
Reverse current	I _{Ru}	400	800	1200	μA	$V_{\rm S} = 40 \text{ V}, V_{\rm Q} = 0 \text{ V}$
Forward voltage	V_{Fu}	0.7	1.0	1.3	V	$I_{\rm Q} = -0.45 {\rm A}$
Forward voltage	V_{Fu}	0.8	1.1	1.4	V	$I_{\rm Q} = -0.7 {\rm A}$
Diode leakage current	I _{SL}	0	3	10	mA	$I_{\rm F} = -0.7 {\rm A}$



Characteristics (cont'd)

 $V_{\rm S}$ = 6 to 16 V; $T_{\rm j}$ = - 40 to 130 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Error Output Timing

Time Phase X to IXX	t _{Pl}	_	5	20	μs	-
Time IXX to Phase X	t _{IP}	-	12	100	μs	
Delay Phase X to Error 2	t _{PEsc}	-	45	100	μs	
Delay Phase X to Error 1	t _{PEol}	-	15	50	μs	
Delay IXX to Error 2	t _{IEsc}	-	30	80	μs	
Reset delay after Phase X	t _{RP}	-	3	10	μs	
Reset delay after IXX	t _{RI}	-	1	5	μs	

For details see next four pages.

These parameters are not 100% tested in production, but guaranteed by design.




Diagrams


Timing between IXX and Phase X to prevent setting the error flag

Operating conditions:

+ $V_{\rm S}$ = 14 V, $T_{\rm j}$ = 25 °C, $I_{\rm err}$ = 1 mA, load = 3.3 mH, 1 Ω



If $t_{PI} < typ. 5 \ \mu s$, an error "open load" will be set.




If t_{IP} < typ. 12 µs, an error "open load" will be set.




This time strongly depends on + $V_{\rm S}$ and inductivity of the load, see diagram below.

Time *t*_{IP} vs. Load Inductivity





Propagation Delay of the Error Flag

Operating conditions: + $V_{\rm S}$ = 14 V, $T_{\rm j}$ = 25 °C, $I_{\rm err}$ = 1 mA, load = 3.3 mH, 1 Ω











*t*_{IEsc} is also measured under the condition: begin of short circuit to GND till error flag set.












Quiescent Current I_{S} vs. Supply Voltage V_{S} ; bridges not chopping; $T_{i} = 25 \text{ °C}$




Oscillator Frequency f_{Osc} vs. Junction Temperature T_{j}



Quiesc. Current I_S vs. Junct. Temp. T_j ; bridges not chopping, $V_S = 14$ V




Output Current I_{QX} vs. Junction Temperature T_i








Output Saturation Voltages V_{sat} vs. Output Current I_Q




Typical Power Dissipation P_{tot} vs. Output Current I_{Q} (non stepping)








Permissible Power Dissipation P_{tot} vs. Case Temp. T_{C} (measured at pin 5)




Voltages V_{sat} Forward Current I_F of Free-Wheeling Diodes I_O vs. Forward Voltages V_-






Input Characteristics of I_{XX} , Phase X

Output Leakage Current



Quiescent Current I_{S} vs. Supply Voltage V_{S} ; inhibit mode; $T_{j} = 25 \text{ °C}$



Data Sheet






Figure 3 Application Circuit








Figure 4 Test Circuit



















Figure 7 Current Control in Chop-Mode











Calculation of Power Dissipation

The total power dissipation P_{tot} is made up of

Saturation losses P_{sat} (transistor saturation voltage and diode forward voltages),

Quiescent losses *P*_q (quiescent current times supply voltage) and

Switching losses P_s (turn-ON / turn-OFF operations).

The following equations give the power dissipation for chopper operation without phase reversal.

This is the worst case, because full current flows for the entire time and switching losses occur in addition.

 $P_{\text{tot}} = 2 \times P_{\text{sat}} + P_{q} + 2 \times P_{s}$ where

$$P_{\text{sat}} \cong I_{\text{N}} \{ V_{\text{sat}} \times d + V_{\text{Fu}} (1 - d) + V_{\text{satuC}} \times d + V_{\text{satuD}} (1 - d) \}$$
$$P_{\text{o}} = I_{\text{o}} \times V_{\text{S}}$$

$$P_{q} \approx \frac{V_{S}}{T} \left\{ \frac{i_{D} \times t_{DON}}{2} + \frac{(i_{D} + i_{R}) \times t_{ON}}{4} + \frac{I_{N}}{2} (t_{DOFF} + t_{OFF}) \right\}$$

- $I_{\rm N}$ = Nominal current (mean value)
- *I*_q = Quiescent current
- $i_{\rm D}$ = Reverse current during turn-on delay
- $i_{\rm B}$ = Peak reverse current
- $t_{\rm p}$ = Conducting time of chopper transistor
- t'_{ON} = Turn-ON time
- t_{OFF} = Turn-OFF time
- t_{DON} = Turn-ON delay
- t_{DOFF} = Turn-OFF delay
- T = Cycle duration
- $d = \text{Duty cycle } t_p / T$

 V_{satl} = Saturation voltage of sink transistor (TX3, TX4)

 V_{satuC} = Saturation voltage of source transistor (TX1, TX2) during charge cycle

- V_{satuD} = Saturation voltage of source transistor (TX1, TX2) during discharge cycle
- V_{Fu} = Forward voltage of free-wheeling diode (DX1, DX2)
- $V_{\rm S}$ = Supply voltage






Figure 9




Figure 10 Voltage and Current on Chopper Transistor



Application Hints

The TLE 4729 G is intended to drive both phases of a stepper motor. Special care has been taken to provide high efficiency, robustness and to minimize external components.

Power Supply

The TLE 4729 G will work with supply voltages ranging from 5 V to 16 V at pin $V_{\rm S}$. Surges exceeding 16 V at $V_{\rm S}$ wont harm the circuit up to 45 V, but whole function is not guaranteed. As soon as the voltage drops below approximately 16 V the TLE 4729 G works promptly again.

As the circuit operates with chopper regulation of the current, interference generation problems can arise in some applications. Therefore the power supply should be decoupled by a 0.1 μ F ceramic capacitor located near the package. Unstabilized supplies may even afford higher capacities.

Inhibit Mode

In the case of low at all four current program inputs IXX the device will switch into inhibit condition; the current consumption is reduced to very low values.

When starting operation again, i.e. putting at least one IXX to high potential, the Error 1 output signals an open load error if the corresponding phase input is high. The error is reset by first recirculation in chop mode.

Current Sensing

The current in the windings of the stepper motor is sensed by the voltage drop across R_{sense} . Depending on the selected current internal comparators will turn off the sink transistor as soon as the voltage drop reaches certain thresholds (typical 0 V, 0.07 V, 0.45 V and 0.7 V). These thresholds are not affected by variations of V_{S} . Consequently instabilized supplies will not affect the performance of the regulation. For precise current level it must be considered, that internal bounding wire (typ. 60 m Ω) is a part of R_{sense} .

Due to chopper control fast current rises (up to 10 A/ μ s) will occur at the sensing resistors. To prevent malfunction of the current sensing mechanism R_{sense} should be pure ohmic. The resistors should be wired to GND as directly as possible. Capacitive loads such as long cables (with high wire to wire capacity) to the motor should be avoided for the same reason.

Synchronizing Several Choppers

In some applications synchrone chopping of several stepper motor drivers may be desirable to reduce acoustic interference. This can be done by forcing the oscillator of the TLE 4729 G by a pulse generator overdriving the oscillator loading currents (approximately \pm 120 μ A). In these applications low level should be between 0 V and 0.8 V while high level should between 3 V and 5 V.



Application Hints (cont'd)

Optimizing Noise Immunity

Unused inputs should always be wired to proper voltage levels in order to obtain highest possible noise immunity.

To prevent crossconduction of the output stages the TLE 4729 G uses a special break before make timing of the power transistors. This timing circuit can be triggered by short glitches (some hundred nanoseconds) at the phase inputs causing the output stage to become high resistive during some microseconds. This will lead to a fast current decay during that time. To achieve maximum current accuracy such glitches at the phase inputs should be avoided by proper control signals.

To lower EMI a ceramic capacitor of max. 3 nF is advisable from each output to GND.

Thermal Shut Down

To protect the circuit against thermal destruction, thermal shut down has been implemented.

Error Monitoring

The error outputs signal corresponding to the logic table the errors described below.

Logic [·]	Table
--------------------	-------

Kiı	nd of Error	Error Output					
		Error 1	Error 2				
a)	No error	Н	Н				
b)	Short circuit to GND	Н	L				
c)	Open load ¹⁾	L	Н				
d)	b) and c) simultaneously	Н	L				
e)	Temperature prealarm	L	L				

¹⁾ Also possible: short circuit to + $V_{\rm S}$ or short circuit of the load.

Over-Temperature is implemented as pre-alarm; it appears approximately 20 K before thermal shut down. To detect an **open load**, the recirculation of the inductive load is watched. If there is no recirculation after a phase change-over, an internal error flipflop is set. Because in most kinds of **short circuits** there won't flow any current through the motor, there will be no recirculation after a phase change-over, and the error flipflop for open load will be set, too. Additionally an **open load error** is signaled after a phase change-over during hold mode.




Only in the case of a **short circuit to GND**, the most probably kind of a short circuit in automotive applications, the malfunction is signaled dominant (see d) in logic table) by a separate error flag. Simultaneously the output current is disabled after 30 μ s to prevent disturbances.

A phase change-over or putting both current control inputs of the affected bridge on low potential resets the error flipflop. Being a separate flipflop for every bridge, the error can be located in easy way.



Package Outlines



Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm