

## Host-controlled Multi-chemistry Battery Charger with Low Input Power Detect

### **FEATURES**

- NMOS-NMOS Synchronous Buck Converter with 300 kHz Frequency and >95% Efficiency
- 30-ns Minimum Driver Dead-time and 99.5% Maximum Effective Duty Cycle
- High-Accuracy Voltage and Current Regulation
  - ±0.5% Charge Voltage Accuracy
  - ±3% Charge Current Accuracy
  - ±3% Adapter Current Accuracy
  - ±2% Input Current Sense Amp Accuracy
- Integration
  - Internal Loop Compensation
  - Internal Soft Start
- Safety
  - Input Overvoltage Protection (OVP)
  - Dynamic Power Management (DPM) with Status Indicator
  - Reverse-Conduction Protection Input FET
- Supports Two, Three, or Four Li+ Cells
- 5 24 V AC/DC-Adapter Operating Range
- Analog Inputs with Ratiometric Programming via Resistors or DAC/GPIO Host Control
  - Charge Voltage (4-4.512 V/cell)
  - Charge Current (up to 10 A, with 10-mΩ sense resistor)
  - Adapter Current Limit (DPM)
- Status and Monitoring Outputs
  - AC/DC Adapter Present with Programmable Voltage Threshold
  - Low Input-Power Detect with Adjustable Threshold and Hysteresis
  - DPM Loop Active
  - Current Drawn from Input Source
- Battery Discharge Current Sense with No Adapter, or Selectable Low-Iq mode
- Supports Any Battery Chemistry: Li+, NiCd, NiMH, Lead Acid, etc.
- Charge Enable

A

- 10-μA Off-State Current
- 28-pin, 5x5-mm QFN package


### APPLICATIONS

- Notebook and Ultra-Mobile Computers
- Portable Data-Capture Terminals
- Portable Printers
- Medical Diagnostics Equipment
- Battery Bay Chargers
- Battery Back-up Systems

### DESCRIPTION

The bq24740 is a high-efficiency, synchronous battery charger with integrated compensation and system power selector logic, offering low component count for space-constrained multi-chemistry battery charging applications. Ratiometric charge current and voltage programming allows very high regulation accuracies, and can be either hardwired with resistors or programmed by the system power-management microcontroller using a DAC or GPIOs.

The bq24740 charges two, three, or four series Li+ cells, supporting up to 10 A of charge current, and is available in a 28-pin, 5x5-mm thin QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

The bq24740 features Dynamic Power Management (DPM) and input power limiting. These features reduce battery charge current when the input power limit is reached to avoid overloading the AC adapter when supplying the load and the battery charger simultaneously. A highly-accurate current-sense amplifier enables precise measurement of input current from the AC adapter to monitor the overall system power. If the adapter current is above the programmed low-power threshold, a signal is sent to host so that the system optimizes its power performance according to what is available from the adapter.




TYPICAL APPLICATION

(1) Pull-up rail could be either VREF or other system rail .

(2) SRSET/ACSET could come from either DAC or resistor dividers .

 $V_{\text{IN}}$  = 20 V,  $V_{\text{BAT}}$  = 3-cell Li-Ion,  $I_{\text{CHARGE}}$  = 3 A,  $I_{\text{ADAPTER}\_\text{LIMIT}}$  = 4 A

Figure 1. Typical System Schematic, Voltage and Current Programmed by DAC



(1) Pull-up rail could be either VREF or other system rail .


(2) SRSET/ACSET could come from either DAC or resistor dividers.

A.  $V_{IN} = 20$  V,  $V_{BAT} = 3$ -cell Li-Ion,  $I_{CHARGE} = 3$  A,  $I_{ADAPTER\_LIMIT} = 4$  A

#### Figure 2. Typical System Schematic, Voltage and Current Programmed by Resistor

bq24740 slus736-december 2006





 $\begin{array}{ll} \mbox{(1) Pull-up rail could be either VREF or other system rail} & 1.8\,{\rm M}\Omega \\ \mbox{(2) SRSET/ACSET could come from either DAC or resistor dividers} & . \end{array}$ 

 $V_{IN}$  = 20 V,  $V_{BAT}$  = 3-cell Li-lon,  $I_{CHARGE}$  = 3 A,  $I_{ADAPTER\_LIMIT}$  = 4 A

# Figure 3. Typical System Schematic: Sensing Battery Discharge Current, When Adapter Removed. (Set IADSLP at logic high)

#### **ORDERING INFORMATION**

Part number	Package	Ordering Number (Tape and Reel)	Quantity
bg24740	28-PIN 5 x 5 mm QFN	bq24740RHDR	3000
bq24740		bq24740RHDT	250

### PACKAGE THERMAL DATA

PACKAGE	$\theta_{JA}$	T <sub>A</sub> = 70°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C
QFN – RHD <sup>(1)(2)</sup>	39°C/W	2.36 W	0.028 W/°C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the Web site at www.ti.com.

(2) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.

TERMIN	IAL	
NAME	NO.	DESCRIPTION
CHGEN	1	Charge enable active-low logic input. LO enables charge. HI disables charge.
ACN	2	Adapter current sense resistor, negative input. An optional $0.1-\mu$ F ceramic capacitor is placed from ACN pin to AGND for common-mode filtering. An optional $0.1-\mu$ F ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering.
ACP	3	Adapter current sense resistor, positive input. (See comments with ACN description)
LPMD	4	Low power mode detect active-high open-drain logic output. Place a 10-k $\Omega$ pullup resistor from LPMD pin to the pullup-voltage rail. Place a positive-feedback resistor from LPMD pin to LPREF pin for programming hysteresis (see design example for calculation). The output is HI when IADAPT pin voltage is lower than LPREF pin voltage. The output is LO when IADAPT pin voltage is higher than LPREF pin voltage.
ACDET	5	Adapter detected voltage set input. Program the adapter detect threshold by connecting a resistor divider from adapter input to ACDET pin to AGND pin. Adapter voltage is detected if ACDET-pin voltage is greater than 2.4 V. The I <sub>ADAPT</sub> current sense amplifier is active when the ACDET pin voltage is greater than 0.6 V. Input overvoltage, ACOV, disables charge and ACDRV when ACDET > 3.1 V. ACOV does not latch
ACSET	6	Adapter current set input. The voltage ratio of ACSET voltage versus VDAC voltage programs the input current regulation set-point during Dynamic Power Management (DPM). Program by connecting a resistor divider from VDAC to ACSET to AGND; or by connecting the output of an external DAC to the ACSET pin and connect the DAC supply to the VDAC pin.
LPREF	7	Low power voltage set input. Connect a resistor divider from VREF to LPREF and AGND to program the reference for the LOPWR comparator. The LPREF-pin voltage is compared to the IADAPT-pin voltage and the logic output is given on the LPMD open-drain pin. Connecting a positive-feedback resistor from LPREF pin to LPMD pin programs the hysteresis.
IADSLP	8	Enable IADAPT to enter sleep mode; active-low logic input. Allows low I <sub>q</sub> sleep mode when adapter not detected. Logic low turns off the Input Current Sense Amplifier (IADAPT) when adapter is not detected and ACDET pin is <0.6 V - allows lower battery discharge current. Logic high keeps IADAPT current-sense amplifier on when adapter is not detected and ACDET pin is <0.6 V - this allows measuring battery discharge current.
AGND	9	Analog ground. On PCB layout, connect to the analog ground plane, and only connect to PGND through the power pad underneath the IC.
VREF	10	3.3-V regulated voltage output. Place a 1- $\mu$ F ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for ratiometric programming of voltage and current regulation.
VDAC	11	Charge voltage set reference input. Connect the VREF or external DAC voltage source to the VDAC pin. Battery voltage, charge current, and input current are programmed as a ratio of the VDAC pin voltage versus the VADJ, SRSET, and ACSET pin voltages, respectively. Place resistor dividers from VDAC to VADJ, SRSET, and ACSET pins to AGND for programming. A DAC could be used by connecting the DAC supply to VDAC and connecting the output to VADJ, SRSET, or ACSET.
VADJ	12	Charge voltage set input. The voltage ratio of VADJ voltage versus VDAC voltage programs the battery voltage regulation set-point. Program by connecting a resistor divider from VDAC to VADJ, to AGND; or, by connecting the output of an external DAC to VADJ, and connect the DAC supply to VDAC. VADJ connected to REGN programs the default of 4.2 V per cell.
EXTPWR	13	Valid adapter active-low detect logic open-drain output. Pulled low when input voltage is above ACDET programmed threshold, OR input current is greater than 1.25 A with 10-m $\Omega$ sense resistor. Connect a 10-k $\Omega$ pullup resistor from EXTPWR pin to pullup supply rail.
ISYNSET	14	Synchronous mode voltage set input. Place a resistor from ISYNSET to AGND to program the charge undercurrent threshold to force non-synchronous converter operation at low output current, and to prevent negative inductor current. Threshold should be set at greater than half of the maximum inductor ripple current (50% duty cycle).
IADAPT	15	Adapter current sense amplifier output. IADAPT voltage is 20 times the differential voltage across ACP-ACN. Place a 100-pF or less ceramic decoupling capacitor from IADAPT to AGND.
SRSET	16	Charge current set input. The voltage ratio of SRSET voltage versus VDAC voltage programs the charge current regulation set-point. Program by connecting a resistor divider from VDAC to SRSET to AGND; or by connecting the output of an external DAC to SRSET pin and connect the DAC supply to VDAC pin.
BAT	17	Battery voltage remote sense. Directly connect a kelvin sense trace from the battery pack positive terminal to the BAT pin to accurately sense the battery pack voltage. Place a 0.1-µF capacitor from BAT to AGND close to the IC to filter high-frequency noise.
SRN	18	Charge current sense resistor, negative input. An optional 0.1- $\mu$ F ceramic capacitor is placed from SRN pin to AGND for common-mode filtering. An optional 0.1- $\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering.
SRP	19	Charge current sense resistor, positive input. (See comments for SRN.)
CELLS	20	2, 3 or 4 cells selection logic input. Logic low programs 3 cell. Logic high programs 4 cell. Floating programs 2 cell.

### Table 1. TERMINAL FUNCTIONS – 28-PIN QFN



#### Table 1. TERMINAL FUNCTIONS - 28-PIN QFN (continued)

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
DPMDET	21	Dynamic power management (DPM) input current loop active, open-drain output status. Logic low indicates input current is being limited by reducing the charge current. Connect 10-kΩ pullup resistor from DPMDET to VREF or a different pullup-supply rail.
PGND	22	Power ground. On PCB layout, connect directly to source of low-side power MOSFET, to ground connection of input and output capacitors of the charger. Only connect to AGND through the power pad underneath the IC.
LODRV	23	PWM low side driver output. Connect to the gate of the low-side power MOSFET with a short trace.
REGN	24	PWM low side driver positive 6-V supply output. Connect a 1- $\mu$ F ceramic capacitor from REGN to PGND, close to the IC. Use for high-side driver bootstrap voltage by connecting a small-signal Schottky diode from REGN to BTST.
PH	25	PWM high side driver negative supply. Connect to the phase switching node (junction of the low-side power MOSFET drain, high-side power MOSFET source, and output inductor). Connect the 0.1-µF bootstrap capacitor from from PH to BTST.
HIDRV	26	PWM high side driver output. Connect to the gate of the high-side power MOSFET with a short trace.
BTST	27	PWM high side driver positive supply. Connect a $0.1$ - $\mu$ F bootstrap ceramic capacitor from BTST to PH. Connect a small bootstrap Schottky diode from REGN to BTST.
PVCC	28	IC power positive supply. Connect to the common-source (diode-OR) point: source of high-side P-channel MOSFET and source of reverse-blocking power P-channel MOSFET. Place a 1-µF ceramic capacitor from PVCC to PGND pin close to the IC.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)  $^{\left(1\right)\left(2\right)}$ 

		VALUE	UNIT
	PVCC, ACP, ACN, SRP, SRN, BAT	-0.3 to 30	
	PH	-1 to 30	
Voltage range	REGN, LODRV, VADJ, ACSET, SRSET, ACDET, ISYNSET, LPMD, LPREF, CHGEN, CELLS, EXTPWR, DPMDET	-0.3 to 7	
	VDAC	-0.3 to 5.5	V
	VREF	-0.3 to 3.6	
	BTST, HIDRV with respect to AGND and PGND, IADAPT	-0.3 to 36	
Maximum difference voltage	ACP-ACN, SRP-SRN, AGND-PGND	-0.5 to 0.5	
Junction temperature range		-40 to 155	°C
Storage temperature range		–55 to 155	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

(2)



### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	PH	-1		24	
	PVCC, ACP, ACN, SRP, SRN, BAT	0		24	
	REGN, LODRV	0		6.5	
	VREF	0		3.3	
Voltage range	VDAC, IADAPT	0		3.6	
Vollage range	ACSET, SRSET, ACDET, ISYNSET, LPMD, LPREF, CHGEN, CELLS, EXTPWR, DPMDET	0		5.5	V
	VADJ	0		6.5	
	BTST, HIDRV with respect to AGND and PGND	0		30	
	AGND, PGND	-0.3		0.3	
Maximum differe	ence voltage: ACP-ACN, SRP-SRN			5.5	
Junction temperature range		-40		125	°C
Storage tempera	ature range	-55		150	C

### PACKAGE THERMAL DATA

PACKAGE	$\theta_{JA}$	T <sub>A</sub> = 70°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$
QFN- RHD <sup>(1)</sup>	39°C/W	2.36W	0.028 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.

### **ELECTRICAL CHARACTERISTICS**

7.0 V  $\leq$  V<sub>PVCC</sub> $\leq$  24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
OPERATING C	ONDITIONS	·			
V <sub>PVCC_OP</sub>	PVCC Input voltage operating range		5.0	24.0	V
CHARGE VOLT	TAGE REGULATION				
V <sub>BAT_REG_RNG</sub>	BAT voltage regulation range	4V-4.512V per cell, times 2,3,4 cell	8	18	V
V <sub>VDAC_OP</sub>	VDAC reference voltage range		2.6	3.6	V
V <sub>ADJ_OP</sub>	VADJ voltage range		0	REGN	V
	Charge voltage regulation accuracy	8 V, 8.4 V, 9.024 V	-0.5	0.5	
		12 V, 12.6 V, 13.536 V	-0.5	0.5	%
		16 V, 16.8 V, 18.048 V	-0.5	0.5	
	Charge voltage regulation set to default to 4.2 V per cell	VADJ connected to REGN, 8.4 V, 12.6 V, 16.8 V	-0.5	0.5	%
CHARGE CUR	RENT REGULATION				
V <sub>IREG_CHG</sub>	Charge current regulation differential voltage range	$V_{IREG_CHG} = V_{SRP} - V_{SRN}$	0	100	mV
V <sub>SRSET_OP</sub>	SRSET voltage range		0	VDAC	V
		V <sub>IREG_CHG</sub> = 40–100 mV	-3	3	
	Charge surrent regulation accuracy	V <sub>IREG_CHG</sub> = 20 mV	-5	5	%
	Charge current regulation accuracy	V <sub>IREG_CHG</sub> = 5 mV	-25	25	70
		V <sub>IREG_CHG</sub> = 1.5 mV	-33	33	



### **ELECTRICAL CHARACTERISTICS (continued)**

7.0 V  $\leq$  V<sub>PVCC</sub> $\leq$  24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI
INPUT CURREN	T REGULATION					
V <sub>IREG_DPM</sub>	Adapter current regulation differential voltage range	$V_{IREG_{DPM}} = V_{ACP} - V_{ACN}$	0		200	mV
V <sub>ACSET_OP</sub>	ACSET voltage range		0		2	V
		$V_{IREG_{DPM}} = 40-100 \text{ mV}$	-3		3	
	Input ourrent regulation acouracy	$V_{IREG_{DPM}} = 20 \text{ mV}$	-5		5	%
	Input current regulation accuracy	$V_{IREG_{DPM}} = 5 \text{ mV}$	-25		25	/0
		$V_{IREG_{DPM}} = 1.5 \text{ mV}$	-33		33	
VREF REGULAT	OR					
V <sub>VREF_REG</sub>	VREF regulator voltage	V <sub>ACDET</sub> > 0.6 V, 0-30 mA	3.267	3.3	3.333	V
I <sub>VREF_LIM</sub>	VREF current limit	$V_{VREF} = 0 V, V_{ACDET} > 0.6 V$	35		75	mA
REGN REGULAT	TOR					
V <sub>REGN_REG</sub>	REGN regulator voltage	$V_{ACDET}$ > 0.6 V, 0-75 mA, PVCC > 10 V	5.6	5.9	6.2	V
I <sub>REGN_LIM</sub>	REGN current limit	V <sub>REGN</sub> = 0 V, V <sub>ACDET</sub> > 0.6 V	90		135	mA
ADAPTER CURF	RENT SENSE AMPLIFIER					
V <sub>ACP/N_OP</sub>	Input common mode range	Voltage on ACP/SRN	0		24	V
VIADAPT	IADAPT output voltage range		0		2	V
IIADAPT	IADAPT output current		0		1	mA
A <sub>IADAPT</sub>	Current sense amplifier voltage gain	$A_{IADAPT} = V_{IADAPT} / V_{IREG_DPM}$		20		V/V
		V <sub>IREG_DPM</sub> = 40–100 mV	-2		2	
	Adapter current conce coourcour	V <sub>IREG_DPM</sub> = 20 mV	-3		3	%
	Adapter current sense accuracy	$V_{IREG_{DPM}} = 5 \text{ mV}$	-25		25	
		$V_{IREG_{DPM}} = 1.5 \text{ mV}$	-30		30	
IIADAPT_LIM	Output current limit	V <sub>IADAPT</sub> = 0 V	1			mA
CIADAPT_MAX	Maximum output load capacitance	For stability with 0 mA to 1 mA load			100	pF
ACDET COMPA	RATOR					
V <sub>PVCC-BAT_OP</sub>	Differential Voltage from PVCC to BAT		-20		24	V
V <sub>ACDET_CHG</sub>	ACDET adapter-detect rising threshold	Min voltage to enable charging, $V_{\text{ACDET}}$ rising	2.376	2.40	2.424	V
V <sub>ACDET_CHG_HYS</sub>	ACDET falling hysteresis	V <sub>ACDET</sub> falling		40		mV
	ACDET rising deglitch <sup>(1)</sup>	VACDET rising	518	700	908	ms
	ACDET falling deglitch	VACDET falling		10		μs
V <sub>ACDET_BIAS</sub>	ACDET enable-bias rising threshold	Min voltage to enable all bias, V <sub>ACDET</sub> rising	0.56	0.62	0.68	V
V <sub>ACDET_BIAS_HYS</sub>	Adapter present falling hysteresis	V <sub>ACDET</sub> falling		20		mV
	ACDET rising deglitch <sup>(1)</sup>	V <sub>ACDET</sub> rising		10		
	ACDET falling deglitch	V <sub>ACDET</sub> falling		10		μS
INPUT OVERVO	LTAGE COMPARATOR (ACOV)					
V <sub>ACOV</sub>	AC Over-voltage rising threshold on ACDET (See ACDET in <i>erminal Functions</i> )		3.007	3.1	3.193	V
V <sub>ACOV_HYS</sub>	AC Over-voltage rising deglitch			1.3		
· ACOV_HYS	AC Over-voltage falling deglitch			1.3		ms

(1) Verified by design.

### **ELECTRICAL CHARACTERISTICS (continued)**

7.0 V  $\leq$  V<sub>PVCC</sub> $\leq$  24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC CURRENT	DETECT COMPARATOR (INPUT UNDER_C	CURRENT)				
V <sub>ACIDET</sub>	Adapter current detect rising threshold	$V_{ACI} = I_{AC} \times R_{AC} \times 20$ , falling edge	200	250	300	mV
V <sub>ACIDET_HYS</sub>	Adapter current detect hysteresis	Rising edge		50		mV
	MPARATOR (REVERSE DISCHARGING P	ROTECTION)				
V <sub>PVCC-BAT_FALL</sub>	PVCC to BAT falling threshold	V <sub>PVCC</sub> V <sub>BAT</sub> to turn off ACFET	140	185	240	mV
V <sub>PVCC-BAT_HYS</sub>	PVCC to BAT hysteresis			50		mV
	PVCC to BAT Rising Deglitch	$V_{PVCC} - V_{BAT} > V_{PVCC-BAT_RISE}$		10		_
	PVCC to BAT Falling Deglitch	V <sub>PVCC</sub> -V <sub>BAT</sub> < V <sub>PVCC-BAT_FALL</sub>		6		μs
INPUT UNDERV	OLTAGE LOCK-OUT COMPARATOR (UV	LO)				
V <sub>UVLO</sub>	AC Under-voltage rising threshold	Measure on PVCC	3.5	4	4.5	V
V <sub>UVLO_HYS</sub>	AC Under-voltage hysteresis, falling			260		mV
	TAGE COMPARATOR	· · · · · · · · · · · · · · · · · · ·				
V <sub>OV_RISE</sub>	Over-voltage rising threshold <sup>(2)</sup>			104		0/
V <sub>OV_FALL</sub>	Over-voltage falling threshold (2)	As percentage of V <sub>BAT_REG</sub>		102		%
	-CURRENT COMPARATOR					
V <sub>OC</sub>	Charge over-current falling threshold	As percentage of I <sub>REG_CHG</sub>		145		%
	Minimum Current Limit (SRP-SRN)			50		mV
INPUT CURREN	IT LOW-POWER MODE COMPARATOR					
V <sub>ACLP_HYS</sub>	AC low power hysteresis			2.8		
VACLP OFFSET	AC low power rising threshold			1		mV
_	TDOWN COMPARATOR					
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature Increasing		155		
T <sub>SHUT HYS</sub>	Thermal shutdown hysteresis, falling			20		°C
_	E DRIVER (HIDRV)					
R <sub>DS_HI_ON</sub>	High side driver turn-on resistance	$V_{BTST}$ V <sub>PH</sub> = 5.5 V, tested at 100 mA		3	6	-
R <sub>DS HI OFF</sub>	High side driver turn-off resistance	$V_{BTST}$ V <sub>PH</sub> = 5.5 V, tested at 100 mA		0.7	1.4	Ω
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	V <sub>BTST</sub> – V <sub>PH</sub> when low side refresh pulse is requested	4			V
PWM LOW SIDE	E DRIVER (LODRV)					
R <sub>DS LO ON</sub>	Low side driver turn-on resistance	REGN = 6 V, tested at 100 mA		3	6	
R <sub>DS_LO_OFF</sub>	Low side driver turn-off resistance	REGN = 6 V, tested at 100 mA		0.6	1.2	Ω
PWM DRIVERS	TIMING					
	Driver Dead Time — Dead time when switching between LODRV and HIDRV. No load at LODRV and HIDRV		30			ns
PWM OSCILLA	TOR					
F <sub>SW</sub>	PWM switching frequency		240		360	kHz
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of PVCC		6.6		%PVCC

(2) Verified by design.



### **ELECTRICAL CHARACTERISTICS (continued)**

7.0 V  $\leq$  V<sub>PVCC</sub> $\leq$  24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT C	URRENT	· · · · ·				
I <sub>OFF_STATE</sub>	Total off-state battery current from SRP, SRN, BAT, VCC, BTST, PH, etc.	$V_{BAT} = 16.8 V, V_{ACDET} < 0.6 V, V_{PVCC} > 5 V, T_J = 85^{\circ}C$		7	10	μA
		$V_{BAT}$ = 16.8 V, $V_{ACDET}$ < 0.6 V, $V_{PVCC}$ > 5 V, $T_{J}$ = 125°C		7	11	μΑ
I <sub>BAT_ON</sub>	Battery on-state quiescent current	$V_{BAT}$ = 16.8V, 0.6V < $V_{ACDET}$ < 2.4V, $V_{PVCC}$ > 5V		1		mA
I <sub>BAT_LOAD_CD</sub>	Internal battery load current, charge disbled	Charge is disabled: $V_{BAT} = 16.8 \text{ V}, V_{ACDET} > 2.4 \text{ V}, V_{PVCC} > 5 \text{ V}$		3	5	mA
I <sub>BAT_LOAD_CE</sub>	Internal battery load current, charge enabled	Charge is enabled: $V_{BAT} = 16.8 \text{ V}, V_{ACDET} > 2.4 \text{ V}, V_{PVCC} > 5 \text{ V}$	6	10	12	mA
I <sub>AC</sub>	Adapter quiescent current	$V_{PVCC}$ = 20 V, charge disabled		2.8	4	mA
I <sub>AC_SWITCH</sub>	Adapter switching quiescent current	$V_{PVCC}$ = 20 V, Charge enabled, converter running, total gate charge = 2 × 10 nC		25		mA
INTERNAL SO	FT START (8 steps to regulation current)	· · · · · ·				
	Soft start steps			8		step
	Soft start step time			1.7		ms
CHARGER SE	CTION POWER-UP SEQUENCING	· /				
	Charge-enable delay after power-up	Delay from when adapter is detected to when the charger is allowed to turn on	518	700	908	ms
ISYNSET AMP	LIFIER AND COMPARATOR (SYNCHRONO	US TO NON-SYSNCHRONOUS TRANSI	TION)			
	Accuracy	5 mV	-20		20	%
AISYNSET	Gain	ISYNSET amplifier gain		250		V/I
	ISYNSET pin voltage			1		V
VISYNSET	ISYNSET rising deglitch			20		μs
	ISYNSET falling deglitch			640		μs
LOGIC IO PIN	CHARACTERISTICS (CHGEN, IADSLP)				1	
V <sub>IN_LO</sub>	Input low threshold voltage				0.8	V
V <sub>IN_HI</sub>	Input high threshold voltage		2.1			
V <sub>BIAS</sub>	Input bias current	V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>			1	μA
	PIN CHARACTERISTICS (CELLS)					
V <sub>IN_LO</sub>	Input low threshold voltage, 3 cells	CELLS voltage falling edge			0.5	
V <sub>IN_MID</sub>	Input mid threshold voltage, 2 cells	CELLS voltage rising for MIN, CELLS voltage falling for MAX	0.8		1.8	v
V <sub>IN_HI</sub>	Input high threshold voltage, 4 cells	CELLS voltage rising	2.5			
I <sub>BIAS_FLOAT</sub>	Input bias float current for 2-cell selection	V = 0 to V	-1		1	μA
OPEN-DRAIN	LOGIC OUTPUT PIN CHARACTERISTICS (Ē	EXTPWR)				
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink Current = 4 mA			0.5	V
	Delay, EXTPWR falling		518	700	908	ms
	Delay, EXTPWR rising			10		μs
OPEN-DRAIN	LOGIC OUTPUT PIN CHARACTERISTICS (Ē	DPMDET, LPMD)				
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink Current = 5 mA			0.5	V
	Delay, rising/falling			10		ms

### **TYPICAL CHARACTERISTICS**


### Table of Graphs<sup>(1)</sup>

Y	x	Flgure	
VREF Load and Line Regulation	vs Load Current	Figure 4	
REGN Load and Line Regulation	vs Load Current	Figure 5	
BAT Voltage	vs VADJ/VDAC Ratio	Figure 6	
Charge Current	vs SRSET/VDAC Ratio	Figure 7	
Input Current	vs ACSET/VDAC Ratio	Figure 8	
BAT Voltage Regulation Accuracy	vs Charge Current	Figure 9	
BAT Voltage Regulation Accuracy		Figure 10	
Charge Current Regulation Accuracy		Figure 11	
Input Current Regulation (DPM) Accuracy		Figure 12	
VIADAPT Input Current Sense Amplifier Accuracy		Figure 13	
Input Regulation Current (DPM), and Charge Current	vs System Current	Figure 14	
Transient System Load (DPM) Response		Figure 15	
Charge Current Regulation	vs BAT Voltage	Figure 16	
Efficiency	vs Battery Charge Current	Figure 17	
Battery Removal (from Constant Current Mode)		Figure 18	
REF and REGN Startup		Figure 19	
Charger on Adapter Removal		Figure 20	
Charge Enable / Disable and Current Soft-Start		Figure 21	
Nonsynchronous to Synchronous Transition		Figure 22	
Synchronous to Nonsynchronous Transition	Synchronous to Nonsynchronous Transition		
Near 100% Duty Cycle Bootstrap Recharge Pulse	Figure 24		
Battery Shorted Charger Response, Over Current Prote	Figure 25		
Continuous Conduction Mode (CCM) Switching Wavefor	orms	Figure 26	
Discontinuous Conduction Mode (DCM) Switching Wav	eforms	Figure 27	

(1) Test results based on Figure 2 application schematic. V<sub>IN</sub> = 20 V, V<sub>BAT</sub> = 3-cell Lilon, I<sub>CHG</sub> = 3 A, I<sub>ADAPTER\_LIMIT</sub> = 4 A, T<sub>A</sub> = 25°C, unless otherwise specified.




#### REGN LOAD AND LINE REGULATION vs LOAD CURRENT




bq24740 SLUS736-DECEMBER 2006









#### VIADAPT INPUT CURRENT SENSE AMPLIFIER ACCURACY




















TRANSIENT SYSTEM LOAD (DPM) RESPONSE



EFFICIENCY vs BATTERY CHARGE CURRENT
















## bq24740







#### FUNCTIONAL BLOCK DIAGRAM

#### **TYPICAL APPLICATIONS**

#### DETAILED DESCRIPTION

#### BATTERY VOLTAGE REGULATION

The bq24740 uses a high-accuracy voltage regulator for charging voltage. Internal default battery voltage setting V<sub>BATT</sub>=4.2 V × cell count. The regulation voltage is ratio-metric with respect to VADC. The ratio of VADJ and VDAC provides extra 12.5% adjust range on V<sub>BATT</sub> regulation voltage. By limiting the adjust range to 12.5% of the regulation voltage, the external resistor mismatch error is reduced from ±1% to ±0.1%. Therefore, an overall voltage accuracy as good as 0.5% is maintained, while using 1% mis-match resistors. Ratio-metric conversion also allows compatibility with D/As or microcontrollers (µC). The battery voltage is programmed through VADJ and VDAC using Equation 1.

$$V_{BATT} = cell count \times \left[ 4V + \left( 0.5 \times \frac{V_{VADJ}}{V_{VDAC}} \right) \right]$$

(1)

The input voltage range of VDAC is between 2.6 V and 3.6 V. VADJ is set between 0 and VDAC.  $V_{BATT}$  defaults to 4.2 V × cell count when VADJ is connected to REGN.

CELLS pin is the logic input for selecting cell count. Connect CELLS to charge 2,3, or 4 Li+ cells. When charging other cell chemistries, use CELLS to select an output voltage range for the charger.

CELLS	CELL COUNT	
Float	2	
AGND	3	
VREF	4	

The per-cell battery termination voltage is function of the battery chemistry. Consult the battery manufacturer to determine this voltage.

The BAT pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, or directly on the output capacitor. A  $0.1-\mu F$  ceramic capacitor from BAT to AGND is recommended to be as close to the BAT pin as possible to decouple high frequency noise.

### **BATTERY CURRENT REGULATION**

The SRSET input sets the maximum charging current. Battery current is sensed by resistor  $R_{SR}$  connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 100 mV. Thus, for a 0.010  $\Omega$  sense resistor, the maximum charging current is 10 A. SRSET is ratio-metric with respect to VDAC using Equation 2:

$$I_{CHARGE} = \frac{V_{SRSET}}{V_{VDAC}} \times \frac{0.10}{R_{SR}}$$

The input voltage range of SRSET is between 0 and  $V_{DAC}$ , up to 3.6 V.

The SRP and SRN pins are used to sense across  $R_{SR}$  with default value of 10 m $\Omega$ . However, resistors of other values can also be used. For a larger the sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

### **INPUT ADAPTER CURRENT REGULATION**

The total input from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the input current regulator reduces the charging current when the input current exceeds the input current limit set by ACSET. The current capability of the AC adapter can be lowered, reducing system cost.

Similar to setting battery regulation current, adapter current is sensed by resistor R<sub>AC</sub> connected between ACP and ACN. Its maximum value is set ACSET, which is ratio-metric with respect to VDAC, using Equation 3.

(2)

### bq24740 slus736-december 2006

TEXAS INSTRUMENTS www.ti.com

$$I_{ADAPTER} = \frac{V_{ACSET}}{V_{VDAC}} \times \frac{0.10}{R_{AC}}$$

(3)

The input voltage range of ACSET is between 0 and  $V_{\text{DAC}},$  up to 3.6 V.

The ACP and ACN pins are used to sense  $R_{AC}$  with default value of  $10m\Omega$ . However, resistors of other values can also be used. For a larger the sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

### ADAPTER DETECT AND POWER UP

An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage and lower than the minimum allowed adapter voltage. The ACDET divider should be placed before the ACFET in order to sense the true adapter input voltage whether the ACFET is on or off. Before adapter is detected, BATFET stays on and ACFET turns off.

If PVCC is below 5 V, the device is disabled, and both ACFET and BATFET turn off.

If ACDET is below 0.6 V but PVCC is above 5 V, part of the bias is enabled, including a crude bandgap reference, ACFET drive and BATFET drive. IADAPT is disabled and pulled down to GND. The total quiescent current is less than  $10\mu$ A.

Once ACDET rises above 0.6 V and PVCC is above 5 V, all the bias circuits are enabled and REGN output goes to 6 V and VREF goes to 3.3 V. IADAPT becomes valid to proportionally reflect the adapter current.

When ACDET keeps rising and passes 2.4 V, a valid AC adapter is present. 500ms later, the following occurs:

- ACGOOD becomes high through external pull-up resistor to the host digital voltage rail;
- Charger turns on if all the conditions are satisfied and STAT becomes valid. (refer to *Enable and Disable Charging*)

### ENABLE AND DISABLE CHARGING

The following conditions have to be valid before charge is enabled:

- CHGEN is LOW;
- Adapter is detected;
- Adapter is higher than PVCC-BAT threshold;
- Adapter is not over voltage;
- 500ms delay is complete after adapter detected;
- REGNGOOD and VREFGOOD are valid;
- Thermal Shut (TSHUT) is not valid;

One of the following conditions will stop on-going charging:

- CHGEN is HIGH;
- Adapter is removed;
- Adapter is less than 250mV above battery;
- Adapter is over voltage;
- Adapter is over current;
- TSHUT IC temperature threshold is reached (145°C on rising-edge with 15°C hysteresis).

### AUTOMATIC INTERNAL SOFT-START CHARGER CURRENT

The charger automatically soft-starts the charger regulation current every time the charger is enabled to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts around 1ms, for a typical rise time of 8 ms. No external components are needed for this function.

**Texas NSTRUMENTS** www.ti.com

**CONVERTER OPERATION** 

The synchronous buck PWM converter uses a fixed frequency (300 kHz) voltage mode with feed-forward control scheme. A type III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 8–12.5 kHz nominal.

 $\frac{1}{2\pi\sqrt{L_oC_o}}$  where (from Figure 1 schematic) Where resonant frequency,  $f_0$ , is given by:

- C<sub>0</sub> = C11 + C12
- $L_0 = L1$

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty-cycle of the converter. The ramp height is one-fifteenth of the input adapter voltage making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 250 mV in order to allow zero percent duty-cycle, when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate drive logic allows achieving 99.98% duty-cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4 V for more than 3 cycles, then the high-side n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below the 4 V, and the reset pulse is reissued.

The 300 kHz fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. The charge current sense resistor R<sub>SR</sub> should be placed with at least half or more of the total output capacitance placed before the sense resistor contacting both sense resistor and the output inductor; and the other half or remaining capacitance placed after the sense resistor. The output capacitance should be divided and placed onto both sides of the charge current sense resistor. A ratio of 50:50 percent gives the best performance; but the node in which the output inductor and sense resistor connect should have a minimum of 50% of the total capacitance. This capacitance provides sufficient filtering to remove the switching noise and give better current sense accuracy. The type III compensation provides phase boost near the cross-over frequency, giving sufficient phase margin.

### SYNCHRONOUS AND NON-SYNCHRONOUS OPERATION

The charger operates in non-synchronous mode when the sensed charge current is below the ISYNSET value. Otherwise, the charger operates in synchronous mode.

During synchronous mode, the low-side n-channel power MOSFET is on, when the high-side n-channel power MOSFET is off. The internal gate drive logic ensures there is break-before-make switching to prevent shoot-through currents. During the 30ns dead time where both FETs are off, the back-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn-on keeps the power dissipation low, and allows safely charging at high currents. During synchronous mode the inductor current is always flowing and operates in Continuous Conduction Mode (CCM), creating a fixed two-pole system.

During non-synchronous operation, after the high-side n-channel power MOSFET turns off, and after the break-before-make dead-time, the low-side n-channel power MOSFET will turn-on for around 80ns, then the low-side power MOSFET will turn-off and stay off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80ns low-side MOSFET on-time is required to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular dc-dc converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring. The inductor current is blocked by the off low-side MOSFET, and the inductor current will become discontinuous. This mode is called Discontinuous Conduction Mode (DCM).

### bq24740 slus736-december 2006

During the DCM mode the loop response automatically changes and has a single pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage. At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80 ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance.

Whenever the converter goes into 0% duty-cycle mode, and BTST - PH < 4 V, the 80-ns recharge pulse occurs on LODRV, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (no 80-ns recharge pulse), and there is no discharge from the battery.

### ISYNSET CONTROL (CHARGE UNDER-CURRENT)

In bq24740, ISYN is internally set as the charge current threshold at which the charger changes from non-synchronous operation into synchronous operation. The low side driver turns on for only 80 ns to charge the boost cap. This is important to prevent negative inductor current, which may cause a boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors. This can lead to an over-voltage on the PVCC node and potentially cause some damage to the system. This programmable value allows setting the current threshold for any inductor current ripple, and avoiding negative inductor current. The minimum synchronous threshold should be set from ½ the inductor current ripple to the full ripple current, where the inductor current ripple is given by

$$\begin{split} \frac{I_{\text{RIPPLE}\_MAX}}{2} &\leq I_{\text{SYN}} \leq I_{\text{RIPPLE}\_MAX} \\ I_{\text{RIPPLE}\_MAX} &= \frac{\left(V_{\text{IN}\_MAX} - V_{\text{BAT}\_MIN}\right) \times \left(\frac{V_{\text{BAT}\_MIN}}{V_{\text{IN}\_MAX}}\right) \times \left(\frac{1}{f_s}\right)}{L_{\text{MIN}}} \end{split}$$

where

and

 $V_{IN\_MAX}$ : maximum adapter voltage  $V_{BAT\_MIN}$ : minimum BAT voltage  $f_S$ : switching frequency  $L_{MIN}$ : minimum output inductor

The ISYNSET comparator, or charge under-current comparator, compares the voltage between SRP-BAT and internal threshold on the cycle-to-cycle base. The threshold is set to 13 mV on the falling edge with 8 mV hysteresis on the rising edge with 10% variation.

### HIGH ACCURACY IADAPT USING CURRENT SENSE AMPLIFIER (CSA)

An industry standard, high accuracy current sense amplifier (CSA) is used to monitor the input current by the host or some discrete logic through the analog voltage output of the IADAPT pin. The CSA amplifies the input sensed voltage of ACP – ACN by 20x through the IADAPT pin. The IADAPT output is a voltage source 20 times the input differential voltage. Once PVCC is above 5 V and ACDET is above 0.6V, IADAPT no longer stays at ground, but becomes active. If the user wants to lower the voltage, they could use a resistor divider from IOUT to AGND, and still achieve accuracy over temperature as the resistors can be matched their thermal coefficients.

A 200-pF capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter is optional, after the 200-pF capacitor, if additional filtering is desired. Note that adding filtering also adds additional response delay.

### INPUT OVER VOLTAGE PROTECTION (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. The controller enters ACOV when ACDET > 3.1 V. Charge is disabled, the adapter is disconnected from the system by turning off  $\overline{\text{ACDRV}}$ , and the battery is connected to the system by turning on  $\overline{\text{BATDRV}}$ . ACOV is not latched—normal operation resumes when the ACDET voltage returns below 3.1 V. ACOV threshold is 130% of the adapter-detect threshold.

(4)



#### INPUT UNDER VOLTAGE LOCK OUT (UVLO)

The system must have a minimum 5V PVCC voltage to allow proper operation. This PVCC voltage could come from either input adapter or battery, using a diode-OR input. When the PVCC voltage is below 5 V the bias circuits REGN and VREF stay inactive, even with ACDET above 0.6 V.

### INPUT CURRENT LOW-POWER MODE DETECTION

In order to optimize the system performance, the HOST keeps an eye on the adapter current. Once the adapter current is above threshold set via LPREF, LPMD pin sends signal to HOST. The signal alarms the host that input power has exceeded the programmed limit, allowing the host to throttle back system power by reducing clock frequency, lowering rail voltages, or disabling certain parts of the system. The LPMD pin is an open-drain output. Connect a pull-up resistor to LPMD. The output is logic HI when the IADAPT output voltage (IADAPT =  $20 \times V_{ACP-ACN}$ ) is lower than the LPREF input voltage. The LPREF threshold is set by an external resistor divider using VREF. A hysteresis can be programmed by a positive feedback resistor from LPMD pin to the LPREF pin.




Figure 28. EXTPWR, LPREF and LPMD Logic

### **BATTERY OVER-VOLTAGE PROTECTION**

The converter stops switching when BAT voltage goes above 104% of the regulation voltage. The converter will not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an overvoltage condition, such as when the load is removed or the battery is disconnected. A 10-mA current sink from BAT to PGND is on only during charge, and allows discharging the stored output-inductor energy into the output capacitors.

### **CHARGE OVER-CURRENT PROTECTION**

The charger has a secondary over-current protection. It monitors the charge current, and prevents the current from exceeding 145% of regulated charge current. The high-side gate drive turns off when the over-current is detected, and automatically resumes when the current falls below the over-current threshold.

bq24740

SLUS736-DECEMBER 2006



#### THERMAL SHUTDOWN PROTECTION

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C.

### Status Outputs (EXTPWR, LPMD, DPMDET pin)

Four status outputs are available, and they all, except for LPMD, require external pull up resistors to pull the pins to system digital rail for a high level.

EXTPWR open-drain output goes low under either of the two conditions:

- 1. ACDET is above 2.4 V
- Adapter current is above 1.25 A using a 10-mΩ sense resistor (IADAPT voltage above 250 mV). Internally, the AC current detect comparator looks between IADAPT and an internal 250-mV threshold. It indicates a good adapter is connected because of valid voltage or current.

STAT open-drain <u>output</u> goes low when charging. A high level on STAT indicates the charger is not charging; therefore, either, <u>CHGEN</u> pin is not low, or the charger is not able to charge because input voltage is still powering up and the 700-ms delay has not finished, or because of a fault condition such as overcurrent, input over voltage, or TSHUT over temperature.

LPMD push-pull output goes low when the input current is higher than the programmed threshold via LPREF pin. Hysteresis can be programmed by putting a resistor from LPREF pin to LPMD pin.

DPMDET open-drain output goes low when the DPM loop is active to reduce the battery charge current (after a 10-ms delay).

Table 2. Component List for Typical System Circuit of Figure 1				
PART DESIGNATOR	QTY	DESCRIPTION		
Q1, Q2, Q3	3	P-channel MOSFET, -30V,-6A, SO-8, Vishay-Siliconix, Si4435		
Q4, Q2	2	N-channel MOSFET, 30V, 12.5A, SO-8, Fairchild, FDS6680A		
D1	1	Diode, Dual Schottky, 30V, 200mA, SOT23, Fairchild, BAT54C		
R <sub>AC</sub> , R <sub>SR</sub>	2	Sense Resistor, 10 mΩ, 1%, 1W, 2010, Vishay-Dale, WSL2010R0100F		
L1	1	Inductor, 10μH, 7A, 31mΩ, Vishay-Dale, IHLP5050FD-01		
C1, C6, C7, C11, C12	5	Capacitor, Ceramic, 10µF, 35V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E106M		
C4, C8, C10	3	Capacitor, Ceramic, 1µF, 25V, 10%, X7R, 2012, TDK, C2012X7R1E105K		
C2, C3, C9, C13, C14, C15	6	Capacitor, Ceramic, 0.1µF, 50V, 10%, X7R, 0805, Kemet, C0805C104K5RACTU		
R3, R4, R5	4	Resistor, Chip, 10 kΩ, 1/16W, 5%, 0402		
R1	1	Resistor, Chip, 432 kΩ, 1/16W, 1%, 0402		
R2	1	Resistor, Chip, 66.5 kΩ, 1/16W, 1%, 0402		
R6	1	Resistor, Chip, 33 kΩ, 1/16W, 1%, 0402		
R7	1	Resistor, Chip, 200 kΩ, 1/16W, 1%, 0402		
R8	1	Resistor, Chip, 24.9 kΩ, 1/16W, 1%, 0402		
R9	1	Resistor, Chip, 1.8 MΩ, 1/16W, 1%, 0402		


#### Table 2. Component List for Typical System Circuit of Figure 1



### **APPLICATION INFORMATION**

#### **Input Capacitance Calculation**

During the adapter hot plug-in, the ACDRV has not been enabled. The AC switch is off and the simplified equivalent circuit of the input is shown in Figure 29.



A. Ri and Li are the equivalent input inductance and resistance. C1 and C8 are the input capacitance.

### Figure 29. Simplified Equivalent Circuit During Adapter Insertion

The voltage on the input capacitor(s) is given by:

$$V_{C}(t) = V_{C}(0) + \frac{V_{i} \cdot \omega}{Z_{0} \cdot C_{i} \cdot \omega_{0}^{2}} + \frac{V_{i}}{Z_{0} \cdot C_{i} \cdot \omega_{0}^{2}} e^{-\frac{K_{i}}{2L_{i}}t} \left(-\frac{R_{i}}{2L_{i}}\sin\omega t - \omega \cdot \cos\omega t\right)$$

$$Z_{0} = \sqrt{\frac{L_{i}}{C_{i}}}, \quad \omega = \sqrt{\frac{1}{L_{i}C_{i}} - \left(\frac{R_{i}}{2L_{i}}\right)^{2}}, \text{ and } \quad \omega_{0} = \sqrt{\frac{1}{L_{i}C_{i}}}$$
(5)

w

### **APPLICATION INFORMATION (continued)**

For a typical notebook charger application, the total stray inductance of the adapter output wire and the PCB connections is normally 5–12  $\mu$ H, and the total effective resistance of the input connections is 0.15–0.5  $\Omega$ . Figure 30(a) demonstrates that a higher Ci helps to damp the voltage spike. Figure 30(b) demonstrates the effect of the input stray inductance Li on the input voltage spike. The dashed curve in Figure 30(b) represents the worst case for Ci=40  $\mu$ F. Figure 30(c) shows how the resistance helps to suppress the input voltage spike.




Figure 30. Parametric Study Of The Input Voltage

Minimizing the input stray inductance, increasing the input capacitance and using high-ESR input capacitors helps to suppress the input voltage spike.

TEXAS INSTRUMENTS www.ti.com

### **APPLICATION INFORMATION (continued)**

Figure 31 shows the measured input voltages and currents with different input capacitances. The voltage spike drops by about 5 V after increasing Ci from 20  $\mu$ F to 40  $\mu$ F. The input voltage spike has been dramatically damped by using a 47 F electrolytic capacitor.




Figure 31. Adapter DC Side Hot Plug-In With Various Input Capacitances

Since the input voltage to the IC is PVCC which is 0.7 V (diode voltage drop) lower than Vc during the adapter insertion, a  $40-\mu$ F input capacitance is normally adequate to keep the PVCC voltage well below the maximum voltage rating under normal conditions. In case of a higher input stray inductance, the input capacitance may be increased accordingly. An electrolytic capacitor will help reduce the input voltage spike due to its high ESR.

bq24740

SLUS736-DECEMBER 2006


#### TEXAS INSTRUMENTS www.ti.com

#### **APPLICATION INFORMATION (continued)**


### **PCB Layout Design Guideline**

- 1. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 2. The control stage and the power stage should be routed separately. At each layer, the signal ground and the power ground are connected only at the power pad.
- 3. The AC current-sense resistor must be connected to ACP (pin 3) and ACN (pin 2) with a Kelvin contact. The area of this loop must be minimized. The decoupling capacitors for these pins should be placed as close to the IC as possible.
- 4. The charge-current sense resistor must be connected to SRP (pin 19), SRN (pin 18) with a Kelvin contact. The area of this loop must be minimized. The decoupling capacitors for these pins should be placed as close to the IC as possible.
- 5. Decoupling capacitors for PVCC (pin 28), VREF (pin 10), REGN (pin 24) should be placed underneath the IC (on the bottom layer) with the interconnections to the IC as short as possible.
- 6. Decoupling capacitors for BAT (pin 17), IADAPT (pin 15) must be placed close to the corresponding IC pins with the interconnections to the IC as short as possible.
- 7. Decoupling capacitor CX for the charger input must be placed very close to the Q4 drain and Q5 source.

Figure 32 shows the recommended component placement with trace and via locations.




(a) Top Layer



(b) Bottom Layer

Figure 32. Layout Example

### **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



#### TEXAS INSTRUMENTS www.ti.com


## THERMAL PAD MECHANICAL DATA RHD (S-PQFP-N28)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

-Ost Office Box 055505 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated