

# Off-Line PWM Controllers with Integrated Power MOSFET STR-A6000 Series

### **General Descriptions**

The STR-A6000 series are power ICs for switching power supplies, incorporating a MOSFET and a current mode PWM controller IC.


The low standby power is accomplished by the automatic switching between the PWM operation in normal operation and the burst-oscillation under light load conditions. The product achieves high cost-performance power supply systems with few external components.

### Features

- Current Mode Type PWM Control
- Brown-In and Brown-Out function
- Auto Standby Function No Load Power Consumption < 25mW
- Operation Mode
   Normal Operation ------ PWM Mode
   Standby------ Burst Oscillation Mode
- Random Switching Function
- Slope Compensation Function
- Leading Edge Blanking Function
- Bias Assist Function
- Audible Noise Suppression function during Standby mode
- Protections
  - •Overcurrent Protection (OCP)\*; Pulse-by-Pulse, built-in compensation circuit to minimize OCP point variation on AC input voltage
  - ·Overload Protection (OLP); auto-restart
  - ·Overvoltage Protection (OVP); latched shutdown
- •Thermal Shutdown Protection (TSD); latched shutdown

\*STR-A60××HD has two types OCP

### **Typical Application Circuit**



# Package

DIP8



Not to Scale

# Lineup

<u>Electrical Characteristics</u>

Products	V <sub>DSS</sub> (min.)	f <sub>OSC(AVG)</sub>
STR-A605×M	650 V	67 kHz
STR-A607×M	800 V	07 KHZ
STR-A605×H	650 V	100 - 11-
STR-A606×H	700 V	100 kHz
STR-A606×HD	700 V	100 kHz

• MOSFET ON Resistance and Output Power, POUT\*

	Region	P <sub>C</sub> (Ada		P <sub>O</sub> (Open	UT
Products	R <sub>DS(ON)</sub> (max.)	AC230V	AC85 ~265V	AC230V	AC85 ~265V
$f_{OSC(AVG)} = 67 \text{ k}$	Hz				
STR-A6051M	3.95 Ω	20 W	16 W	30 W	21 W
STR-A6052M	2.8 Ω	23 W	19 W	35 W	25 W
STR-A6053M	1.9 Ω	26 W	22 W	41 W	29 W
STR-A6079M	19.2 Ω	8 W	6 W	13 W	9 W
$f_{OSC(AVG)} = 100$	kHz				
STR-A6059H	6Ω	17 W	11 W	30 W	19 W
STR-A6061H	3.95Ω	21 W	15 W	35 W	24 W
STR-A6062H	2.8Ω	23 W	18 W	38 W	26 W
STR-A6069H	6Ω	17 W	11 W	30 W	19 W
STR-A6061HD	3.95Ω	21 W	15 W	35 W	24 W
STR-A6062HD	2.8Ω	23 W	18 W	38 W	26 W
STR-A6063HD	2.3Ω	25 W	20 W	40 W	27 W
STR-A6069HD	6Ω	17 W	11 W	30 W	19 W

\* The output power is actual continues power that is measured at 50 °C ambient. The peak output power can be 120 to 140 % of the value stated here. Core size, ON Duty, and thermal design affect the output power. It may be less than the value stated here.

### Applications

- Low power AC/DC adapter
- White goods
- Auxiliary power supply
- OA, AV and industrial equipment

# CONTENTS

Gei	neral Descriptions	1
1.	Absolute Maximum Ratings	3
2.	Electrical Characteristics	4
3.	<ul> <li>Performance Curves</li> <li>3.1 Derating Curves</li> <li>3.2 Ambient Temperature versus Power Dissipation Curve</li> <li>3.3 MOSFET Safe Operating Area Curves</li> <li>3.4 Transient Thermal Resistance Curves</li> </ul>	6 6 7
4.	Functional Block Diagram1	11
5.	Pin Configuration Definitions1	11
6.	Typical Application Circuit1	12
7.	Package Outline 1	13
8.	Marking Diagram1	13
9.	Operational Description19.1Startup Operation9.2Undervoltage Lockout (UVLO)9.3Bias Assist Function9.4Constant Output Voltage Control9.5Leading Edge Blanking Function9.6Random Switching Function9.7Automatic Standby Mode Function9.8Brown-In and Brown-Out Function9.9Overcurrent Protection Function (OCP)9.10Overload Protection Function (OLP)9.12Thermal Shutdown Function (TSD)	14 15 15 16 16 16 17 19 20 20 20
10.	Design Notes2	
	10.1External Components	
11.	Pattern Layout Example2	24
12.	Reference Design of Power Supply2	25
OP	ERATING PRECAUTIONS	27
IM	PORTANT NOTES2	28

# STR-A6000 Series

#### **Absolute Maximum Ratings** 1.

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified  $T_A = 25 \text{ °C}, 7 \text{ pin} = 8 \text{ pin}$

Parameter	Symbol	Test Conditions	Pins	Rating	Units	Notes
				1.2		A6079M
				1.8		A6059H / 69H / 69HD
Drain Peak Current <sup>(1)</sup>	I <sub>DPEAK</sub>	Single pulse	8 – 1	2.5	А	A6051M / 61H / 61HD
				3.0		A6052M / 62H / 62HD
				4.0		A6053M / 63HD
		I <sub>LPEAK</sub> =1.2A		7		A6079M
		I <sub>LPEAK</sub> =1.8A		24		A6059H / 69H / 69HD
		I <sub>LPEAK</sub> =2A		46		A6061H / 61HD
Avalanche Energy <sup>(2)(3)</sup>	E <sub>AS</sub>	I <sub>LPEAK</sub> =2A	8 – 1	47	mJ	A6051M
Tryalancie Elicity	LAS	I <sub>LPEAK</sub> =2.2A	0 - 1	56		A6062H / 62HD
		I <sub>LPEAK</sub> =2.3A		62		A6052M
		I <sub>LPEAK</sub> =2.5A		72		A6063HD
		I <sub>LPEAK</sub> =2.7A		86		A6053M
S/OCP Pin Voltage	V <sub>S/OCP</sub>		1 – 3	- 2 to 6	V	
BR Pin Voltage	V <sub>BR</sub>		2 - 3	- 0.3 to 7	V	
BR Pin Sink Current	I <sub>BR</sub>		2-3	1.0	mA	
FB/OLP Pin Voltage	V <sub>FB</sub>		4 - 3	- 0.3 to 14	V	
FB/OLP Pin Sink Current	I <sub>FB</sub>		4 - 3	1.0	mA	
VCC Pin Voltage	V <sub>CC</sub>		5 - 3	32	V	
MOSFET Power Dissipation <sup>(4)</sup>	P <sub>D1</sub>	(5)	8-1	1.35	W	
Control Part Power Dissipation	P <sub>D2</sub>		5-3	1.2	W	
Operating Ambient Temperature <sup>(6)</sup>	T <sub>OP</sub>		_	- 20 to 125	°C	
Storage Temperature	T <sub>stg</sub>		_	- 40 to 125	°C	
Channel Temperature	T <sub>ch</sub>		-	150	°C	

<sup>&</sup>lt;sup>(1)</sup> Refer to 3.3 MOSFET Safe Operating Area Curves <sup>(2)</sup> Refer to Figure 3-2 Avalanche Energy Derating Coefficient Curve <sup>(3)</sup> Single pulse,  $V_{DD} = 99$  V, L = 20 mH <sup>(4)</sup> Refer to Figure 3-3 Ambient temperature versus power dissipation curve

<sup>&</sup>lt;sup>(5)</sup> When embedding this hybrid IC onto the printed circuit board (cupper area in a 15 mm  $\times$  15 mm)

<sup>&</sup>lt;sup>(6)</sup> The recommended internal frame temperature,  $T_F$ , is 115°C (max.)

# 2. Electrical Characteristics

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.
- Unless otherwise specified,  $T_A = 25$  °C,  $V_{CC} = 18$  V, 7 pin = 8 pin

Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Notes
Power Supply Startup Opera	tion							
Operation Start Voltage	V <sub>CC(ON)</sub>		5 - 3	13.8	15.3	16.8	V	
Operation Stop Voltage <sup>(1)</sup>	V <sub>CC(OFF)</sub>		5 - 3	7.3	8.1	8.9	V	
Circuit Current in Operation	I <sub>CC(ON)</sub>	$V_{CC} = 12 V$	5 - 3	-	_	2.5	mA	
Startup Circuit Operation Voltage	V <sub>ST(ON)</sub>		8-3	-	38	-	V	
Startup Current	I <sub>STARTUP</sub>	$V_{CC} = 13.5 V$	5 - 3	- 3.7	- 2.5	- 1.5	mA	
Startup Current Biasing Threshold Voltage	V <sub>CC(BIAS)</sub>	$I_{CC} = -100 \ \mu A$	5 - 3	8.5	9.5	10.5	V	
Normal Operation							-	
Average Switching	f		8-3	60	67	74	kHz	A60××M
Frequency	f <sub>OSC(AVG)</sub>		0 5	90	100	110	KIIZ	A60××H / HD
Switching Frequency	$\Delta f$		8-3	-	5	Ι	kHz	A60××M
Modulation Deviation			8-3	-	8	-	КПД	A60××H / HD
Maximum ON Duty	D <sub>MAX</sub>		8 - 3	77	83	89	%	
Minimum ON Time			0 2	-	540	-	ns	A60××M
Minimum ON Time	t <sub>ON(MIN)</sub>		8 - 3	-	470	-		A60××H / HD
Protection Function								
				_	340	_		A60××M
Leading Edge Blanking Time	$t_{\rm BW}$		_	-	280	-	ns	A60××H / HD
OCP Compensation	DDC				20			A60××M
Coefficient	DPC		_	-	33	-	mV/μs	A60××H / HD
OCP Compensation ON Duty	D <sub>DPC</sub>		-	-	36	-	%	
OCP Threshold Voltage at Zero ON Duty	V <sub>OCP(L)</sub>		1 - 3	0.70	0.78	0.86	v	
OCP Threshold Voltage at 36% ON Duty	V <sub>OCP(H)</sub>	$V_{CC} = 32 V$	1 – 3	0.81	0.9	0.99	v	
OCP Threshold Voltage in Leading Edge Blanking Time	V <sub>OCP(LEB)</sub>		1 - 3	1.32	1.55	1.78	v	A60××HD
Maximum Feedback Current	I <sub>FB(MAX)</sub>	$V_{CC} = 12 V$	4 - 3	- 340	- 230	- 150	μΑ	
Minimum Feedback Current	I <sub>FB(MIN)</sub>		4 - 3	- 30	- 15	- 7	μΑ	
FB/OLP pin Oscillation Stop Threshold Voltage	V <sub>FB(STB)</sub>		4 - 3	0.85	0.95	1.05	v	
OLP Threshold Voltage	V <sub>FB(OLP)</sub>		4 - 3	7.3	8.1	8.9	V	
OLP Operation Current	I <sub>CC(OLP)</sub>	$V_{CC} = 12 V$	5 - 3	1	300	600	μΑ	
OLP Delay Time	t <sub>OLP</sub>		_	54	68	82	ms	
FB/OLP Pin Clamp Voltage	V <sub>FB(CLAMP)</sub>		4 - 3	11	12.8	14	V	

 $\overline{V_{CC(BIAS)}} > V_{CC(OFF)}$  always.

# STR-A6000 Series

Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Notes	
Brown-In Threshold Voltage	V <sub>BR(IN)</sub>	$V_{CC} = 32 V$	2 - 3	5.2	5.6	6	V		
Brown-Out Threshold Voltage	V <sub>BR(OUT)</sub>	$V_{\rm CC} = 32 \text{ V}$	2 - 3	4.45	4.8	5.15	V		
BR Pin Clamp Voltage	V <sub>BR(CLAMP)</sub>	$V_{CC} = 32 V$	2 - 3	6	6.4	7	V		
BR Function Disabling Threshold	V <sub>BR(DIS)</sub>	$V_{CC} = 32 V$	2 - 3	0.3	0.48	0.7	v		
OVP Threshold Voltage	V <sub>CC(OVP)</sub>		5 - 3	26	29	32	V		
Latch Circuits Holding Current <sup>(2)</sup>	I <sub>CC(LATCH)</sub>	$V_{\rm CC} = 9.5 \ {\rm V}$	5 - 3	_	700	_	μΑ		
Thermal Shutdown Operating Temperature	T <sub>j(TSD)</sub>		_	135	-	_	°C		
MOSFET									
				650	_	-		A605×	
Drain-to-Source Breakdown Voltage	$V_{\text{DSS}}$		8 - 1	700	_	_	V	A606×	
				800	_	_		A607×	
Drain Leakage Current	I <sub>DSS</sub>		8-1	-	-	300	μΑ		
				-	-	19.2		A6079M	
		$I_{DS} = 0.4A$		_	_	6		A6059H / 69H / 69HD	
On Resistance	R <sub>DS(ON)</sub>		$I_{DS} = 0.4A$	$I_{DS} = 0.4A$	8 - 1	-	-	3.95	Ω
	DB(GIV)	25		_	-	2.8		A6052M / 62H / 62HD	
				-	-	2.3		A6063HD	
				-	_	1.9		A6053M	
			0 1	-	_	250	ns		
Switching Time	t <sub>f</sub>		8 – 1	-	_	400	ns	A6053M	
Thermal Resistance	•	•							
Channel to Case Thermal Resistance <sup>(3)</sup>	$\theta_{ch-C}$		_	_	_	22	°C/W		

<sup>(2)</sup> A latch circuit is a circuit operated with Overvoltage Protection function (OVP) and/or Thermal Shutdown function (TSD) in operation. <sup>(3)</sup>  $\theta_{ch-C}$  is thermal resistance between channel and case. Case temperature (T<sub>C</sub>) is measured at the center of the case top

surface.

### 3. Performance Curves

# 3.1 Derating Curves





Figure 3-1 SOA Temperature Derating Coefficient Curve

Figure 3-2 Avalanche Energy Derating Coefficient Curve





3.2 Ambient Temperature versus Power Dissipation Curve

Figure 3-3 Ambient temperature versus power dissipation curve


# 3.3 MOSFET Safe Operating Area Curves


- When the IC is used, the safe operating area curve should be multiplied by the temperature derating coefficient derived from Figure 3-1.
- The broken line in the safe operating area curve is the drain current curve limited by on-resistance.
- Unless otherwise specified,  $T_A = 25$  °C, Single pulse






# 3.4 Transient Thermal Resistance Curves






# 4. Functional Block Diagram



# 5. Pin Configuration Definitions



# 6. Typical Application Circuit

- The following drawings show circuits enabled and disabled the Brown-In/Brown-Out function.
- The PCB traces D/ST pins should be as wide as possible, in order to enhance thermal dissipation.
- In applications having a power supply specified such that D/ST pin has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.




Figure 6-1 Typical application circuit (enabled Brown-In/Brown-Out function, DC line detection)





Figure 6-2 Typical application circuit (disabled Brown-In/Brown-Out function)

### 7. Package Outline


- DIP8
- The following show a representative type of DIP8.



### NOTES:

- 1) Dimension is in millimeters
- 2) Pb-free. Device composition compliant with the RoHS directive

### 8. Marking Diagram



### 9. Operational Description

- All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.
- With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).

### 9.1 Startup Operation

Figure 9-1 shows the circuit around IC. Figure 9-2 shows the start up operation.

The IC incorporates the startup circuit. The circuit is connected to D/ST pin. When D/ST pin voltage reaches to Startup Circuit Operation Voltage  $V_{ST(ON)} = 38$  V, the startup circuit starts operation.

During the startup process, the constant current,  $I_{\text{STARTUP}} = -2.5$  mA, charges C2 at VCC pin. When VCC pin voltage increases to  $V_{\text{CC(ON)}} = 15.3$  V, the control circuit starts operation.

During the IC operation, the voltage rectified the auxiliary winding voltage,  $V_D$ , of Figure 9-1 becomes a power source to the VCC pin. After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero.

The approximate value of auxiliary winding voltage is about 15 V to 20 V, taking account of the winding turns of D winding so that VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{CC(BIAS)}(max.) < V_{CC} < V_{CC(OVP)}(min.)$$
  
 $\Rightarrow 10.5 (V) < V_{CC} < 26 (V)$  (1)

The oscillation start timing of IC depends on Brown-In / Brown-Out function (refer to Section 9.8).

• Without Brown-In / Brown-Out function (BR pin voltage is  $V_{BR(DIS)} = 0.48$  V or less) When VCC pin voltage increases to  $V_{CC(ON)}$ , the IC starts switching operation, As shown in Figure 9-2.

The startup time of IC is determined by C2 capacitor value. The approximate startup time  $t_{START}$  (shown in Figure 9-2) is calculated as follows:

$$t_{\text{START}} = C2 \times \frac{V_{\text{CC(ON)}} - V_{\text{CC(INT)}}}{\left| I_{\text{STRATUP}} \right|}$$
(2)

where,

t<sub>START</sub> : Startup time of IC (s) V<sub>CC(INT</sub>) : Initial voltage on VCC pin (V) • With Brown-In / Brown-Out function

When BR pin voltage is more than  $V_{BR(DIS)} = 0.48$  V and less than  $V_{BR(IN)} = 5.6$  V, the Bias Assist Function (refer to Section 9.3) is disabled. Thus, VCC pin voltage repeats increasing to  $V_{CC(ON)}$  and decreasing to  $V_{CC(OFF)}$  (shown in Figure 9-3). When BR pin voltage becomes  $V_{BR(IN)}$  or more, the IC starts switching operation.




Figure 9-1 VCC pin peripheral circuit (Without Brown-In / Brown-Out)




Figure 9-2 Startup operation (Without Brown-In / Brown-Out)




Figure 9-3 Startup operation (With Brown-In / Brown-Out)

### 9.2 Undervoltage Lockout (UVLO)

Figure 9-4 shows the relationship of VCC pin voltage and circuit current  $I_{CC}$ . When VCC pin voltage decreases to  $V_{CC(OFF)} = 8.1$  V, the control circuit stops operation by UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 9-4 Relationship between VCC pin voltage and  $I_{CC}$ 

#### 9.3 Bias Assist Function

Figure 9-5 shows VCC pin voltage behavior during the startup period.

After VCC pin voltage increases to  $V_{CC(ON)} = 15.3 \text{ V}$  at startup, the IC starts the operation. Then circuit current increases and VCC pin voltage decreases. At the same time, the auxiliary winding voltage  $V_D$  increases in proportion to output voltage. These are all balanced to produce VCC pin voltage.




Figure 9-5 VCC pin voltage during startup period

The surge voltage is induced at output winding at turning off a power MOSFET. When the output load is light at startup, the surge voltage causes the unexpected feedback control. This results the lowering of the output power and VCC pin voltage. When the VCC pin voltage decreases to  $V_{CC(OFF)} = 8.1$  V, the IC stops switching operation and a startup failure occurs. In order to prevent this, the Bias Assist function is activated when the VCC pin voltage decreases to the startup current threshold

biasing voltage,  $V_{CC(BIAS)} = 9.5$  V. While the Bias Assist function is activated, any decrease of the VCC pin voltage is counteracted by providing the startup current,  $I_{STARTUP}$ , from the startup circuit. Thus, the VCC pin voltage is kept almost constant.

By the Bias Assist function, the value of C2 is allowed to be small and the startup time becomes shorter. Also, because the increase of VCC pin voltage becomes faster when the output runs with excess voltage, the response time of the OVP function becomes shorter.

It is necessary to check and adjust the startup process based on actual operation in the application, so that poor starting conditions may be avoided.

### 9.4 Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation.

The FB/OLP pin voltage is internally added the slope compensation at the feedback control (refer to Section 4 Functional Block Diagram), and the target voltage,  $V_{SC}$ , is generated. The IC compares the voltage,  $V_{ROCP}$ , of a current detection resistor with the target voltage,  $V_{SC}$ , by the internal FB comparator, and controls the peak value of  $V_{ROCP}$  so that it gets close to  $V_{SC}$ , as shown in Figure 9-6 and Figure 9-7.




Figure 9-6 FB/OLP pin peripheral circuit




Figure 9-7 Drain current, I<sub>D</sub>, and FB comparator operation in steady operation

• Light load conditions

When load conditions become lighter, the output voltage,  $V_{OUT}$ , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus,  $V_{SC}$  decreases, and the peak value of  $V_{ROCP}$  is controlled to be low, and the peak drain current of  $I_D$  decreases.

This control prevents the output voltage from increasing.

• Heavy load conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus,  $V_{SC}$  increases and the peak drain current of  $I_D$  increases.


This control prevents the output voltage from decreasing.


In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 9-8. This is called the subharmonics phenomenon.

In order to avoid this, the IC incorporates the Slope Compensation function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate  $V_{SC}$ , the subharmonics phenomenon is suppressed.

Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.





### 9.5 Leading Edge Blanking Function

The IC uses the peak-current-mode control method for the constant voltage control of output.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of FB comparator or overcurrent protection circuit (OCP) to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking,  $t_{BW}$  (STR-A60××H for 340 ns, STR-A60××H and STR-A60××HD for 280 ns) is built-in. During  $t_{BW}$ , the OCP threshold voltage becomes about 1.7 V which is higher than the normal OCP threshold voltage (refer to Section 0).

### 9.6 Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on  $f_{OSC(AVG)}$  in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

### 9.7 Automatic Standby Mode Function

Automatic standby mode is activated automatically when the drain current,  $I_D$ , reduces under light load conditions, at which  $I_D$  is less than 15 % to 20 % of the maximum drain current (it is in the OCP state). The operation mode becomes burst oscillation, as shown in Figure 9-9. Burst oscillation mode reduces switching losses and improves power supply efficiency because of periodic non-switching intervals.




Figure 9-9 Auto Standby mode timing

Generally, to improve efficiency under light load conditions, the frequency of the burst oscillation mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst oscillation mode, audible noises can be reduced.

If the VCC pin voltage decreases to  $V_{CC(BIAS)} = 9.5 \text{ V}$ 

### STR-A6000 Series

during the transition to the burst oscillation mode, the Bias Assist function is activated and stabilizes the Standby mode operation, because  $I_{STARTUP}$  is provided to the VCC pin so that the VCC pin voltage does not decrease to  $V_{CC(OFF)}$ .

However, if the Bias Assist function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than  $V_{CC(BIAS)}$ , for example, by adjusting the turns ratio of the auxiliary winding and secondary winding and/or reducing the value of R2 in Figure 10-2 (refer to Section 10.1 Peripheral Components for a detail of R2).

### 9.8 Brown-In and Brown-Out Function

This function stops switching operation when it detects low input line voltage, and thus prevents excessive input current and overheating.

This function turns on and off switching operation according to the BR pin voltage detecting the AC input voltage. When BR pin voltage becomes more than  $V_{BR(DIS)} = 0.48$  V, this function is activated.

Figure 9-10 shows waveforms of the BR pin voltage and the drain currnet.

Even if the IC is in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, when the AC input voltage decreases from steady-state and the BR pin voltage falls to  $V_{BR(OUT)} = 4.8$  V or less for the OLP Delay Time,  $t_{OLP} = 68$  ms, the IC stops switching operation. When the AC input voltage increases and the BR pin voltage reaches  $V_{BR(IN)} = 5.6$  V or more in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, the IC starts switching operation.

In case the Brown-In and Brown-Out function is unnecessary, connect the BR pin trace to the GND pin trace so that the BR pin voltage is  $V_{BR(DIS)}$  or less.




Figure 9-10 BR pin voltage and drain current waveforms

During burst oscillation mode, this function operates as follows:

• STR-A60××M and STR-A60××H:

This function is disabled during switching operation stop period in burst oscillation mode. When the BR pin voltage falls to  $V_{BR(OUT)}$  or less in burst oscillation mode and the sum of switching

operation period becomes  $t_{OLP} = 68$  ms or more, the IC stops switching operation.

• STR-A60××HD: When the BR pin voltage falls to  $V_{BR(OUT)} = 4.8 \text{ V}$ or less for  $t_{OLP} = 68 \text{ ms}$ , the IC stops switching operation.

There are two types of detection method as follows:

### 9.8.1 DC Line Detection

Figure 9-11 shows BR pin peripheral circuit of DC line detection. There is a ripple voltage on C1 occurring at a half period of AC cycle. In order to detect each peak of the ripple voltage, the time constant of  $R_C$  and C4 should be shorter than a half period of AC cycle.

Since the cycle of the ripple voltage is shorter than  $t_{OLP}$ , the switching operation does not stop when only the bottom part of the ripple voltage becomes lower than  $V_{BR(OUT)}$ .

Thus it minimizes the influence of load conditions on the voltage detection.




Figure 9-11 DC line detection

The components around BR pin:

- $R_A$  and  $R_B$  are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- R<sub>C</sub> is a few hundred kilohms
- C4 is 470 pF to 2200 pF for high frequency noise reduction

Neglecting the effect of both input resistance and forward voltage of rectifier diode, the reference value of C1 voltage when Brown-In and Brown-Out function is activated is calculated as follows:

$$V_{DC(OP)} = V_{BR(TH)} \times \left(1 + \frac{R_A + R_B}{R_C}\right)$$
(3)

where,

 $\begin{array}{ll} V_{DC(OP)} & : C1 \mbox{ voltage when Brown-In and} \\ Brown-Out \mbox{ function is activated} \\ V_{BR(TH)} & : Any \mbox{ one of threshold voltage of BR pin} \\ (see Table 9-1) \end{array}$ 

Table 9-1 BR pin threshold voltage

Parameter	Symbol	Value (Typ.)
Brown-In Threshold Voltage	V <sub>BR(IN)</sub>	5.6 V
Brown-Out Threshold Voltage	V <sub>BR(OUT)</sub>	4.8 V

 $V_{DC(OP)}$  can be expressed as the effective value of AC input voltage using Equation (4).

$$V_{AC(OP)RMS} = \frac{1}{\sqrt{2}} \times V_{DC(OP)}$$
(4)

 $R_A$ ,  $R_B$ ,  $R_C$  and C4 should be selected based on actual operation in the application.

#### 9.8.2 AC Line Detection

Figure 9-12 shows BR pin peripheral circuit of AC line detection. In order to detect the AC input voltage, the time constant of  $R_C$  and C4 should be longer than the period of AC cycle. Thus the response of BR pin detection becomes slow compared with the DC line detection.

This method detects the AC input voltage, and thus it minimizes the influence from load conditions. Also, this method is free of influence from C1 charging and discharging time, the latch mode can be released quickly\*




Figure 9-12 AC line detection

\* High-Speed Latch Release

When Overvoltage Protection function (OVP) or Thermal Shutdown function (TSD) are activated, the IC stops switching operation in latch mode. Releasing the latch mode is done by decreasing the VCC pin voltage below  $V_{CC(OFF)}$  or by decreasing the BR pin voltage below  $V_{BR(OUT)}$ .

In case of the DC line detection or without Brown-in / Brown-Out function, the release time depends on discharge time of C1 and takes longer time until VCC pin voltage decreases to release voltage.

In case of the AC line detection, BR pin voltage is decreased quickly when AC input voltage,  $V_{AC}$ , is turned off, and thus the latch mode is quickly released.

The components around BR pin:

- $R_A$  and  $R_B$  are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- R<sub>C</sub> is a few hundred kilohms
- $R_S$  must be adjusted so that the BR pin voltage is more than  $V_{BR(DIS)} = 0.48$  V when the VCC pin voltage is  $V_{CC(OFF)} = 8.1$  V
- C4 is 0.22  $\mu$ F to 1  $\mu$ F for averaging AC input voltage and high frequency noise reduction.

Neglecting the effect of input resistance is zero, the reference effective value of AC input voltage when Brown-In and Brown-Out function is activated is calculated as follows:

$$V_{AC(OP)RMS} = \frac{\pi}{\sqrt{2}} \times V_{BR(TH)} \times \left(1 + \frac{R_A + R_B}{R_C}\right)$$
(5)

where,

- V<sub>AC(OP)RMS</sub> :The effective value of AC input voltage when Brown-In and Brown-Out function is activated
- V<sub>BR(TH)</sub> :Any one of threshold voltage of BR pin (see Table 9-1)

 $R_A$ ,  $R_B$ ,  $R_C$  and C4 should be selected based on actual operation in the application.

### 9.9 Overcurrent Protection Function (OCP)

Overcurrent Protection Function (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

During Leading Edge Blanking Time, the operation of OCP is different depending on the products as follows.

• STR-A60××HD:

During Leading Edge Blanking Time, the OCP threshold voltage becomes  $V_{OCP(LEB)} = 1.55$  V which is higher than the normal OCP threshold voltage as shown in Figure 9-13. Changing to this threshold voltage prevents the IC from responding to the surge voltage in turning-on the power MOSFET. This function operates as protection at the condition such as output windings shorted or unusual withstand voltage of secondary-side rectifier diodes.

• STR-A60××M and STR-A60××H: OCP is disabled during Leading Edge Blanking Time.

When power MOSFET turns on, the surge voltage width of S/OCP pin should be less than  $t_{BW}$ , as shown in Figure 9-13. In order to prevent surge voltage, pay extra attention to  $R_{OCP}$  trace layout (refer to Section  $\Box$ ).

In addition, if a C (RC) damper snubber of Figure 9-14 is used, reduce the capacitor value of damper snubber.





Figure 9-13 S/OCP pin voltage





#### < Input Compensation Function >

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the detection voltage of actual drain peak current is, compared to  $V_{\rm OCP}$ . Thus, the peak current has some variation depending on the AC input voltage in OCP state.

In order to reduce the variation of peak current in OCP state, the IC incorporates a built-in Input Compensation function.

The Input Compensation Function is the function of correction of OCP threshold voltage depending with AC input voltage, as shown in Figure 9-15.

When AC input voltage is low (ON Duty is broad), the OCP threshold voltage is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow).

The compensation signal depends on ON Duty. The relation between the ON Duty and the OCP threshold voltage after compensation  $V_{OCP}'$  is expressed as Equation (6). When ON Duty is broader than 36 %, the  $V_{OCP}'$  becomes a constant value  $V_{OCP(H)} = 0.9$  V




Figure 9-15 Relationship between ON Duty and Drain Current Limit after compensation

$$V_{OCP} = V_{OCP(L)} + DPC \times ONTime$$

$$= V_{OCP(L)} + DPC \times \frac{ONDuty}{f_{OSC(AVG)}}$$
(6)

where,

 $\label{eq:VOCP(L)} \begin{array}{l} \text{VOCP(L): OCP Threshold Voltage at Zero ON Duty} \\ \text{DPC: OCP Compensation Coefficient} \\ \text{ONTime: On-time of power MOSFET} \\ \text{ONDuty: On duty of power MOSFET} \\ \text{f}_{\text{OSC(AVG):}} \text{Average PWM Switching Frequency} \end{array}$ 

### 9.10 Overload Protection Function (OLP)

Figure 9-16 shows the FB/OLP pin peripheral circuit, and Figure 9-17 shows each waveform for OLP operation. When the peak drain current of  $I_D$  is limited by OCP operation, the output voltage,  $V_{OUT}$ , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current,  $I_{FB}$ , charges C3 connected to the FB/OLP pin and the FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to  $V_{FB(OLP)} = 8.1$  V or more for the OLP delay time,  $t_{OLP} = 68$  ms or more, the OLP function is activated, the IC stops switching operation.

During OLP operation, Bias Assist Function is disabled. Thus, VCC pin voltage decreases to  $V_{CC(OFF)}$ , the control circuit stops operation. After that, the IC reverts to the initial state by UVLO circuit, and the IC starts operation when VCC pin voltage increases to  $V_{CC(ON)}$  by startup current. Thus the intermittent operation by UVLO is repeated in OLP state.

This intermittent operation reduces the stress of parts such as power MOSFET and secondary side rectifier diode. In addition, this operation reduces power consumption because the switching period in this intermittent operation is short compared with oscillation stop period. When the abnormal condition is removed, the IC returns to normal operation automatically.




Figure 9-16 FB/OLP pin peripheral circuit




Figure 9-17 OLP operational waveforms

### 9.11 Overvoltage Protection (OVP)

When a voltage between VCC pin and GND terminal increases to  $V_{CC(OVP)} = 29$  V or more, OVP function is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the bias assist function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ , or by dropping the BR pin voltage below  $V_{BR(OUT)}$ .

In case the VCC pin voltage is provided by using auxiliary winding of transformer, the overvoltage conditions such as output voltage detection circuit open can be detected because the VCC pin voltage is proportional to output voltage. The approximate value of output voltage  $V_{OUT(OVP)}$  in OVP condition is calculated by using Equation (7).

$$V_{OUT(OVP)} = \frac{V_{OUT(NORMAL)}}{V_{CC(NORMAL)}} \times 29 \text{ (V)}$$
(7)

where,

 $V_{OUT(NORMAL)}$ : Output voltage in normal operation  $V_{CC(NORMAL)}$ : VCC pin voltage in normal operation

#### 9.12 Thermal Shutdown Function (TSD)

When the temperature of control circuit increases to  $T_{j(TSD)} = 135$  °C (min.) or more, Thermal Shutdown function (TSD) is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the bias assist function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ , or by dropping the BR pin voltage below  $V_{BR(OUT)}$ .

### 10. Design Notes

### **10.1 External Components**

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 10-1 The IC peripheral circuit

#### • Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

#### • S/OCP Pin Peripheral Circuit

In Figure 10-1,  $R_{OCP}$  is the resistor for the current detection. A high frequency switching current flows to  $R_{OCP}$ , and may cause poor operation if a high inductance resistor is used. Choose a low inductance and high surge-tolerant type.

#### • BR pin peripheral circuit

Because  $R_A$  and  $R_B$  (see Figure 10-1) are applied high voltage and are high resistance, the following should be considered according to the requirement of the application:

- Select a resistor designed against electromigration, or
- Use a combination of resistors in series for that to reduce each applied voltage

See the section 9.8 about the AC input voltage detection function and the components around BR pin. When the detection resistor ( $R_A$ ,  $R_B$ ,  $R_C$ ) value is decreased and the C4 value is increased to prevent unstable operation resulting from noise at the BR pin, pay attention to the low efficiency and the slow response of BR pin.

#### • FB/OLP Pin Peripheral Circuit

C3 is for high frequency noise reduction and phase compensation, and should be connected close to these pins. The value of C3 is recommended to be about 2200 pF to  $0.01\mu$ F, and should be selected based on actual operation in the application.

#### • VCC Pin Peripheral Circuit

The value of C2 in Figure 10-1 is generally recommended to be  $10\mu$  to  $47\mu$ F (refer to Section 9.1 Startup Operation, because the startup time is determined by the value of C2).

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current,  $I_{OUT}$  (see Figure 10-2), and the Overvoltage Protection function (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off.

For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 10-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 10-2 Variation of VCC pin voltage and power

#### • Snubber Circuit

In case the surge voltage of  $V_{DS}$  is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistordiode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin. In case the damper snubber circuit is added, this components should be connected near D/ST pin and S/OCP pin.

• **Peripheral circuit of secondary side shunt regulator** Figure 10-3 shows the secondary side detection circuit with the standard shunt regulator IC (U51).

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047 $\mu$ F to 0.47 $\mu$ F and 4.7 k $\Omega$  to 470 k $\Omega$ , respectively. They should be selected based on actual operation in the application.




Figure 10-3 Peripheral circuit of secondary side shunt regulator (U51)

#### • Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to  $6 \text{ A/mm}^2$ .

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- <sup>o</sup> Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection function (OVP) may be activated. In transformer design, the following should be considered;

" The coupling of the winding P and the secondary

output winding S should be maximized to reduce the leakage inductance.

- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3 $\cdots$ ) should be maximized to improve the line-regulation of those outputs.

Figure 10-4 shows the winding structural examples of two outputs.


Winding structural example (a):

S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2.


D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.

Winding structural example (b)

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2. D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.



Winding structural example (a)



Winding structural example (b)

Figure 10-4 Winding structural examples

# 10.2 PCB Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

(1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about 0.1  $\mu$ F and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

(2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the  $R_{OCP}$  pin as possible.

(3) VCC Trace Layout

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor  $C_f$  (about 0.1  $\mu$ F to 1.0  $\mu$ F) close to the VCC pin and the GND pin is recommended.

(4) R<sub>OCP</sub> Trace Layout

 $R_{OCP}$  should be placed as close as possible to the S/OCP pin. The connection between the power ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of  $R_{OCP}$ .

(5) Peripheral components of the IC

The components for control connected to the IC should be placed as close as possible to the IC, and should be connected as short as possible to the each pin.

(6) Secondary Rectifier Smoothing Circuit Trace Layout:

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

(7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of  $R_{DS(ON)}$ , consider it in thermal design. Since the copper area under the IC and the D/ST pin trace act as a heatsink, its traces should be as wide as possible.




Figure 10-5 Peripheral circuit example around the IC

# 11. Pattern Layout Example

The following show the PCB pattern layout example and the schematic of circuit using STR-A6000 series. The above circuit symbols correspond to these of Figure 11-1.Only the parts in the schematic are used. Other parts in PCB are leaved open.




Figure 11-1 PCB circuit trace layout example




Figure 11-2 Circuit schematic for PCB circuit trace layout


# 12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Power supply specification

IC	STR-A6059H
Input voltage	AC85V to AC265V
Maximum output power	7.5W
Output voltage	5V
Output cirrent	1.5A (max.)

• Circuit schematic



#### • Bill of materials

Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts	Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts
F1	Fuse	AC250V, 3A		R4 <sup>(3)</sup>	Metal oxide	330kΩ, 1W	
L1 <sup>(2)</sup>	CM inductor	3.3mH		R7	General	330kΩ	
L2 <sup>(2)</sup>	Inductor	470µH		R8 <sup>(3)</sup>	General	2.2MΩ	
TH1 <sup>(2)</sup>	NTC thermistor	Short		R9 <sup>(3)</sup>	General	2.2MΩ	
D1	General	600V, 1A	EM01A	PC1	Photo-coupler	PC123 or equiv	
D2	General	600V, 1A	EM01A	U1	IC	-	STR-A6059H
D3	General	600V, 1A	EM01A	T1	Transformer	See the specification	
D4	General	600V, 1A	EM01A	L51	Inductor	5μΗ	
D5	Fast recovery	1000V, 0.5A	EG01C	D51	Schottky	90V, 4A	FMB-G19L
D6	Fast recovery	200V, 1A	AL01Z	C51	Electrolytic	680µF, 10V	
C1 <sup>(2)</sup>	Film, X2	0.047µF, 275V		C52 <sup>(2)</sup>	Ceramic	0.1µF, 50V	
C2	Electrolytic	10µF, 400V		C53	Electrolytic	330µF, 10V	
C3	Electrolytic	10µF, 400V		C55 <sup>(2)</sup>	Ceramic	1000pF, 1kV	
C4	Ceramic	1000pF, 630V		R51	General	220Ω	
C5	Electrolytic	22µF, 50V		R52	General	1.5kΩ	
C6 <sup>(2)</sup>	Ceramic	0.01µF		R53 <sup>(2)</sup>	General	22kΩ	
C7 <sup>(2)</sup>	Ceramic	1000pF		R54	General, 1%	Short	
C8 <sup>(2)</sup>	Ceramic	Open		R55	General, 1%	10kΩ	
C9	Ceramic, Y1	2200pF, 250V		R56	General, 1%	10kΩ	
R1 <sup>(2)</sup>	General	Open		R57	General	Open	
R2 <sup>(2)</sup>	General	4.7Ω		U51	Shunt regulator	V <sub>REF</sub> =2.5V TL431 or equiv	
R3	General	1.5Ω, 1/2W					


<sup>(1)</sup> Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less. <sup>(2)</sup> It is necessary to be adjusted based on actual operation in the application.


<sup>(3)</sup> Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

# STR-A6000 Series

- Transformer specification
  - ${}^{\rm o}$  Primary inductance,  $L_P$   $\qquad$  :704  $\mu H$
  - Core size :EI-16
  - Al-value
- :132 nH/N<sup>2</sup> (Center gap of about 0.26 mm)
- Winding specification

Winding	Symbol	Number of turns (T)	Wire diameter (mm)	Construction
Primary winding	P1	73	2UEW-φ0.18	Two-layer, solenoid winding
Auxiliary winding	D	17	2UEW-φ0.18×2	Single-layer, solenoid winding
Output winding 1	<b>S</b> 1	6	TEX-φ0.3×2	Single-layer, solenoid winding
Output winding 2	<b>S</b> 2	6	TEX-φ0.3×2	Single-layer, solenoid winding





Cross-section view

• : Start at this pin

# **OPERATING PRECAUTIONS**

In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration. In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

#### **Cautions for Storage**

- Ensure that storage conditions comply with the standard temperature (5 to 35°C) and the standard relative humidity (around 40 to 75%); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of the products that have been stored for a long time.

#### **Cautions for Testing and Handling**

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between the product pins, and wrong connections. Ensure all test parameters are within the ratings specified by Sanken for the products.

#### **Remarks About Using Thermal Silicone Grease**

- When thermal silicone grease is used, it shall be applied evenly and thinly. If more silicone grease than required is applied, it may produce excess stress.
- The thermal silicone grease that has been stored for a long period of time may cause cracks of the greases, and it cause low radiation performance. In addition, the old grease may cause cracks in the resin mold when screwing the products to a heatsink.
- Fully consider preventing foreign materials from entering into the thermal silicone grease. When foreign material is immixed, radiation performance may be degraded or an insulation failure may occur due to a damaged insulating plate.
- The thermal silicone greases that are recommended for the resin molded semiconductor should be used. Our recommended thermal silicone grease is the following, and equivalent of these.

Туре	Suppliers
G746	Shin-Etsu Chemical Co., Ltd.
YG6260	Momentive Performance Materials Japan LLC
SC102	Dow Corning Toray Co., Ltd.

#### Soldering

- When soldering the products, please be sure to minimize the working time, within the following limits:
  - $260 \pm 5 \,^{\circ}\text{C}$  10  $\pm 1 \,\text{s}$  (Flow, 2 times)
  - $380 \pm 10$  °C  $3.5 \pm 0.5$  s (Soldering iron, 1 time)
- Soldering should be at a distance of at least 1.5 mm from the body of the products.

#### **Electrostatic Discharge**

- When handling the products, the operator must be grounded. Grounded wrist straps worn should have at least 1MΩ of resistance from the operator to ground to prevent shock hazard, and it should be placed near the operator.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in order to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in Sanken shipping containers or conductive containers, or be wrapped in aluminum foil.

# **IMPORTANT NOTES**

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application examples, operation examples and recommended examples described in this document are quoted for the sole purpose of reference for the use of the products herein and Sanken can assume no responsibility for any infringement of industrial property rights, intellectual property rights, life, body, property or any other rights of Sanken or any third party which may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).

When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein.

The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.

- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.