# onsemi

## **Critical Conduction Mode PFC Controller**

# **FAN7930B**



SOIC8 CASE 751EB

MARKING DIAGRAM

#### Description

The FAN7930B is an active power factor correction (PFC) controller for boost PFC applications that operate in critical conduction mode (CRM). It uses a voltage-mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of an input voltage sensing network necessary for a current-mode CRM PFC controller.


FAN7930B provides over-voltage protection (OVP), open-feedback protection, over-current protection (OCP), input-voltage-absent detection, and under-voltage lockout protection (UVLO). The additional OVP pin can be used to shut down the boost power stage when output voltage exceeds OVP level due to the resistors that are connected at INV pin are damaged. The FAN7930B can be disabled if the INV pin voltage is lower than 0.45 V and the operating current decreases to a very low level. Using a new variable on-time control method, total harmonic distortion (THD) is lower than in conventional CRM boost PFC ICs.

#### Features

- Additional OVP Detection Pin
- VIN-Absent Detection
- Maximum Switching Frequency Limitation
- Internal Soft-Start and Startup without Overshoot
- Internal Total Harmonic Distortion (THD) Optimizer
- Precise Adjustable Output Over-Voltage Protection
- Open-Feedback Protection and Disable Function
- Zero Current Detector (ZCD)
- 150 µs Internal Startup Timer
- MOSFET Over-Current Protection (OCP)
- Under-Voltage Lockout with 3.5 V Hysteresis
- Low Startup and Operating Current
- Totem–Pole Output with High State Clamp
- +500/-800 mA Peak Gate Drive Current
- 8-Pin, Small-Outline Package (SOP)
- This is a Pb-Free Device

#### Applications

- Adapter
- Ballast
- LCD TV, CRT TV
- SMPS



- L. = Wafer Lot Number
- YW = Assembly Start Week

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 20 of this data sheet.

#### **Related Resources**

А

https://www.onsemi.com/pub/collateral/an-80 <u>35.pdf</u>

© Semiconductor Components Industries, LLC, 2010 February, 2022 - Rev. 3

#### **APPLICATION DIAGRAM**




Figure 1. Typical Boost PFC Application

#### INTERNAL BLOCK DIAGRAM




Figure 2. Functional Block Diagram

### **PIN CONFIGURATION**




Figure 3. Pin Configuration (Top View)

#### **PIN DEFINITIONS**

Pin No.	Name	Description
1	INV	This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter should be resistively divided to 2.5 V.
2	OVP	This pin is used to detect PFC output over voltage when INV pin information is not correct.
3	COMP	This pin is the output of the transconductance error amplifier. Components for the output voltage compensation should be connected between this pin and GND.
4	CS	This pin is the input of the over-current protection comparator. The MOSFET current is sensed using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is included to filter sw itching noise.
5	ZCD	This pin is the input of the zero-current detection (ZCD) block. If the voltage of this pin goes higher than 1.5 V, then goes low er than 1.4 V, the MOSFET is turned on.
6	GND	This pin is used for the ground potential of all the pins. For proper operation, the signal ground and the power ground should be separated.
7	OUT	This pin is the gate drive output. The peak sourcing and sinking current levels are +500 mA and -800 mA, respectively. For proper operation, the stray inductance in the gate driving path must be minimized.
8	V <sub>CC</sub>	This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Pa	rameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		_	Vz	V
I <sub>OH</sub> , I <sub>OL</sub>	Peak Drive Output Current	-800	+500	mA	
I <sub>CLAMP</sub>	Driver Output Clamping Diodes VO >	-10	+10	mA	
I <sub>DET</sub>	Detector Clamping Diodes	-10	+10	mA	
V <sub>IN</sub>	Error Amplifier Input, Output, OVP Inp	-0.3	8.0	V	
	CS Input Voltage (Note 2)		-10.0	6.0	
TJ	Operating Junction Temperature		_	+150	°C
T <sub>A</sub>	Operating Temperature Range		-40	+125	°C
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	-	2.5	kV
		Charged Device Model, JESD22-C101	_	2.0	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 When this pin is supplied by external power sources by accident, its maximum allowable current is 50 mA.
 In case of DC input, the acceptable input range is -0.3 V~6 V: within 100 ns -10 V~6 V is acceptable, but electrical specifications are not guaranteed during such a short time.

#### THERMAL IMPEDANCE

Symbol	Parameter	Min	Max	Unit
$\Theta_{JA}$	Thermal Resistance, Junction-to-Ambient (Note 3)	150	Ì	°C/W

3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> SECTIC	DN					-
V <sub>START</sub>	Start Threshold Voltage	V <sub>CC</sub> Increasing	11	12	13	V
V <sub>STOP</sub>	Stop Threshold Voltage	V <sub>CC</sub> Decreasing	7.5	8.5	9.5	V
HY <sub>UVLO</sub>	UVLO Hysteresis		3.0	3.5	4.0	V
Vz	Zener Voltage	I <sub>CC</sub> = 20 mA	20	22	24	V
V <sub>OP</sub>	Recommended Operating Range		13	-	20	V
SUPPLY CU	RRENT SECTION					-
I <sub>START</sub>	Startup Supply Current	V <sub>CC</sub> = V <sub>START</sub> – 0.2 V	-	120	190	μA
I <sub>OP</sub>	Operating Supply Current	Output Not Switching	-	1.5	3.0	mA
I <sub>DOP</sub>	Dynamic Operating Supply Current	50 kHz, C <sub>I</sub> = 1 nF	-	2.5	4.0	mA
I <sub>OPDIS</sub>	Operating Current at Disable	V <sub>INV</sub> = 0 V	90	160	230	μA
ERROR AM	PLIFIER SECTION					
V <sub>REF1</sub>	Voltage Feedback Input Threshold1	T <sub>A</sub> = 25°C	2.465	2.500	2.535	V
$\Delta V_{\text{REF1}}$	Line Regulation	V <sub>CC</sub> = 14 V~20 V	-	0.1	10.0	mV
$\Delta V_{\text{REF2}}$	Temperature Stability of V <sub>REF1</sub> (Note 4)		-	20	-	mV
I <sub>EA,BS</sub>	Input Bias Current	V <sub>INV</sub> = 1 V~4 V	-0.5	-	0.5	μA
I <sub>EAS,SR</sub>	Output Source Current	V <sub>INV</sub> = V <sub>REF</sub> – 0.1 V	-	-12	-	μA
I <sub>EAS,SK</sub>	Output Sink Current	V <sub>INV</sub> = V <sub>REF</sub> + 0.1 V	-	12	-	μA
V <sub>EAH</sub>	Output Upper Clamp Voltage	V <sub>INV</sub> = 1 V, V <sub>CS</sub> = 0 V	6.0	6.5	7.0	V
V <sub>EAZ</sub>	Zero Duty Cycle Output Voltage		0.9	1.0	1.1	V
9 <sub>m</sub>	Transconductance (Note 4)		90	115	140	μmho

ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
MAXIMUM O	N-TIME SECTION	-	-			
t <sub>ON,MAX1</sub>	Maximum On-Time Programming 1	$T_A = 25^{\circ}C, V_{ZCD} = 1 V$	35.5	41.5	47.5	μs
t <sub>ON,MAX2</sub>	Maximum On-Time Programming 2	$T_A = 25^{\circ}C, I_{ZCD} = 0.469 \text{ mA}$	11.2	13.0	14.8	μs
CURRENT-S	SENSE SECTION	•				
V <sub>CS</sub>	Current Sense Input Threshold Voltage Limit		0.7	0.8	0.9	V
I <sub>CS,BS</sub>	Input Bias Current	V <sub>CS</sub> = 0~1 V	-1.0	-0.1	1.0	μΑ
t <sub>CS,D</sub>	Current Sense Delay to Output (Note 4)	dV/dt = 1 V/100 ns, from 0 V to 5 V	_	350	500	ns
ZERO-CURF	RENT DETECT SECTION	•				
V <sub>ZCD</sub>	Input Voltage Threshold (Note 4)		1.35	1.50	1.65	V
HY <sub>ZCD</sub>	Detect Hysteresis (Note 4)		0.05	0.10	0.15	V
V <sub>CLAMPH</sub>	Input High Clamp Voltage	I <sub>DET</sub> = 3 mA	5.5	6.2	7.5	V
V <sub>CLAMPL</sub>	Input Low Clamp Voltage	I <sub>DET</sub> = -3 mA	0	0.65	1.00	V
I <sub>ZCD,BS</sub>	Input Bias Current	V <sub>ZCD</sub> = 1 V~5 V	-1.0	-0.1	1.0	μA
I <sub>ZCD,SR</sub>	Source Current Capability (Note 4)	$T_A = 25^{\circ}C$	_	-	-4	mA
I <sub>ZCD,SK</sub>	Sink Current Capability (Note 4)	$T_A = 25^{\circ}C$	_	-	10	mA
t <sub>ZCD,D</sub>	Maximum Delay From ZCD to Output Turn–On (Note 4)	dV/dt = -1 V/100  ns, from 5 V to 0 V	100	-	200	ns
	CTION	•				
V <sub>OH</sub>	Output Voltage High	$I_{O} = -100 \text{ mA}, T_{A} = 25^{\circ}\text{C}$	9.2	11.0	12.8	V
V <sub>OL</sub>	Output Voltage Low	I <sub>O</sub> = 200 mA, T <sub>A</sub> = 25°C	-	1.0	2.5	V
t <sub>RISE</sub>	Rising Time (Note 4)	C <sub>IN</sub> = 1 nF	-	50	100	ns
t <sub>FALL</sub>	Falling Time (Note 4)	C <sub>IN</sub> = 1 nF	_	50	100	ns
V <sub>O,MAX</sub>	Maximum Output Voltage	$V_{CC} = 20 \text{ V}, \text{ I}_{O} = 100 \mu\text{A}$	11.5	13.0	14.5	V
V <sub>O,UVLO</sub>	Output Voltage with UVLO Activated	$V_{CC} = 5 \text{ V}, \text{ I}_{O} = 100 \mu\text{A}$	-	-	1	V
RESTART / M	MAXIMUM SWITCHING FREQUENCY LIMIT	SECTION		•		
t <sub>RST</sub>	Restart Timer Delay		50	150	300	μs
f <sub>MAX</sub>	Maximum Sw itching Frequency (Note 4)		250	300	350	kHz
SOFT-STAR	T TIMER SECTION	•		•		
t <sub>SS</sub>	Internal Soft-Soft (Note 4)		3	5	7	ms
PROTECTIO	NS	-	-			
V <sub>OVP,INV</sub>	OVP Threshold Voltage at INV Pin	$T_A = 25^{\circ}C$	2.620	2.675	2.730	V
HY <sub>OVP,INV</sub>	OVP Hysteresis at INV Pin	T <sub>A</sub> = 25°C	0.120	0.175	0.230	V
V <sub>OVP,OVP</sub>	OVP Threshold Voltage at OVP Pin	T <sub>A</sub> = 25°C	2.740	2.845	2.960	V
HY <sub>OVP,OVP</sub>	OVP Hysteresis at OVP Pin	T <sub>A</sub> = 25°C	-	0.345	-	V
V <sub>EN</sub>	Enable Threshold Voltage		0.40	0.45	0.50	V
HY <sub>EN</sub>	Enable Hysteresis		0.05	0.10	0.15	V
T <sub>SD</sub>	Thermal Shutdown Temperature (Note 4)		125	140	155	°C
T <sub>HYS</sub>	Hysteresis Temperature of TSD (Note 4)		-	60	_	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. These parameters, although guaranteed by design, are not production tested.

#### COMPARISON OF FAN7530 AND FAN7930B

Function	FAN7530	FAN7930B	FAN7930B Advantages
OVP Pin	None	Integrated	<ul> <li>No External Circuit for additional OVP</li> <li>Reduction of Power Loss and BOM Cost Caused by Additional OVP Circuit</li> </ul>
Frequency Limit	None	Integrated	<ul><li>Abnormal CCM Operation Prohibited</li><li>Abnormal Inductor Current Accumulation Can Be Prohibited</li></ul>
V <sub>IN</sub> –Absent Detection	None	Integrated	<ul><li>Increase System Reliability by Testing for Input Supply Voltage</li><li>Guarantee Stable Operation at Short Electric Power Failure</li></ul>
Soft-Start and Startup without Overshoot	None	Integrated	<ul><li>Reduce Voltage and Current Stress at Startup</li><li>Eliminate Audible Noise Due to Unwanted OVP Triggering</li></ul>
Control Range Compensation	None	Integrated	<ul> <li>Can Avoid Burst Operation at Light Load and High Input Voltage</li> <li>Reduce Probability of Audible Noise Due to Burst Operation</li> </ul>
THD Optimizer	External	Internal	No External Resistor is Needed
TSD	None	140°C with 60°C Hysteresis	<ul><li>Stable and Reliable TSD Operation</li><li>Converter Temperature Range Limited Range</li></ul>

#### COMPARISON OF FAN7930C AND FAN7930B

Function	FAN7930C	FAN7930B	Remark
RDY Pin	Integrated	Integrated	User Choice for the Use of Number #2 Pin
OVP Pin	None	None	

#### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. Voltage Feedback Input Threshold 1 (V<sub>REF1</sub>) vs. T<sub>A</sub>




Figure 6. Stop Threshold Voltage ( $V_{STOP}$ ) vs.  $T_A$ 




Figure 8. Operating Supply Current (I<sub>OP</sub>) vs. T<sub>A</sub>




Figure 5. Start Threshold Voltage (V<sub>START</sub>) vs. T<sub>A</sub>




Figure 7. Startup Supply Current (I<sub>START</sub>) vs. T<sub>A</sub>




Figure 9. Output Upper Clamp Voltage (V<sub>EAH</sub>) vs.  $T_A$ 

#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 10. Zero Duty Cycle Output Voltage (V<sub>EAZ</sub>) vs.  $T_A$ 




Figure 12. Maximum On–Time Program 2 ( $t_{ON,MAX2}$ ) vs.  $T_A$ 




Figure 14. Input High Clamp Voltage ( $V_{CLAMPH}$ ) vs.  $T_A$ 




Figure 11. Maximum On–Time Program 1 ( $t_{ON,MAX1}$ ) vs.  $T_A$ 




Figure 13. Current Sense Input Threshold Voltage Limit (V<sub>CS</sub>) vs. T<sub>A</sub>




Figure 15. Input Low Clamp Voltage (V<sub>CLAMPL</sub>) vs. T<sub>A</sub>

#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 16. Output Voltage High (V<sub>OH</sub>) vs. T<sub>A</sub>




Figure 18. Restart Timer Delay (t<sub>RST</sub>) vs. T<sub>A</sub>




Figure 20. Output Saturation Voltage ( $V_{RDY,SAT}$ ) vs.  $T_A$ 




Figure 17. Output Voltage Low (V<sub>OL</sub>) vs. T<sub>A</sub>




Figure 19. OVP Threshold at OVP Pin (V\_{OVP,OVP}) vs.  $T_{\rm A}$ 




Figure 21. OVP Threshold Voltage ( $V_{OVP}$ ) vs.  $T_A$ 

#### **APPLICATIONS INFORMATION**

#### Startup

Normally, supply voltage ( $V_{CC}$ ) of a PFC block is fed from the additional power supply, which can be called standby power. Without this standby power, auxiliary winding for zero current detection can be used as a supply source. Once the supply voltage of the PFC block exceeds 12 V, internal operation is enabled until the voltage drops to 8. 5 V. If VCC exceeds V<sub>Z</sub>, 20 mA current is sinking from V<sub>CC</sub>.





Figure 22. Startup Circuit

#### **INV Block**

Scaled-down voltage from the output is the input for the INV pin. Many functions are embedded based on the INV pin: transconductance amplifier, output OVP comparator, and disable comparator.

For the output voltage control, a transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage– controlled current source) aids the implementation of the OVP and disable functions. The output current of the amplifier changes according to the voltage difference of the inverting and non–inverting input of the amplifier. To cancel down the line input voltage effect on power factor correction, the effective control response of the PFC block should be slower than the line frequency and this conflicts with the transient response of the controller. Two–pole one–zero type compensation can meet both requirements.

The OVP comparator shuts down the output drive block when the voltage of the INV pin is higher than 2.675 V and there is 0.175 V hysteresis. The disable comparator disables operation when the voltage of the inverting input is lower than 0.35 V and there is 100 mV hysteresis. An external small–signal MOSFET can be used to disable the IC, as shown in Figure 23. The IC operating current decreases to reduce power consumption if the IC is disabled. Figure 24 is the timing chart of the internal circuit near the INV pin when rated PFC output voltage is 390 V<sub>DC</sub> and V<sub>CC</sub> supply voltage is 15 V.








Figure 24. Timing Chart for INV Block

#### **OVP** Pin

Over–Voltage Protection (OVP) is embedded by the information at the INV pin. That information comes from the output through the voltage dividing resistors. To scale down from a high voltage to a low one, high resistance is normally used with low resistance. If the resistor of high resistance gets damaged and resistance is changed to high, though INV pin information is normal, output voltage exceeds its rated output. If this occurs, the output electrolytic capacitor may be damaged. To prevent such a catastrophe additional OVP pin is assigned to double–check output voltage. Additional OVP may be called "second" OVP, while INV pin OVP is called "first" OVP. Since the two OVP conditions are quite different, the protection recovering mode is different.

Since the two OVP conditions are quite different, protection recovering mode is different. Once the first OVP triggers, switching stops immediately and recovers switching when the output voltage is decreased with a hysteresis. When the second OVP triggers, switching can be recovered only when the  $V_{CC}$  supply voltage falls below  $V_{STOP}$  and builds up higher than  $V_{START}$  again and  $V_{OVP}$  should be lower than hysteresis. If the second OVP is not used, the OVP pin must be connected to the INV pin or to the ground.




Figure 25. Comparison of First and Second OVP Recovery Modes

#### **Control Range Compensation**

On time is controlled by the output voltage compensator with FA N7930B. Due to this when input voltage is high and load is light, control range becomes narrow compared to when input voltage is low. That control range decrease is inversely proportional to the double square of the input voltage (*control range*  $\alpha \frac{1}{input voltage^2}$ ). Thus at high line, unwanted burst operation easily happens at light load and audible noise may be generated from the boost inductor or inductor at input filter. Different from the other converters, burst operation in PFC block is not needed because the PFC block itself is normally disabled during standby mode. To reduce unwanted burst operation at light load, an internal control range compensation function is implemented and shows no burst operation until 5% load at high line.

#### **Zero-Current Detection**

Zero-current detection (ZCD) generates the turn-on signal of the MOSFET when the boost inductor current reaches zero using an auxiliary winding coupled with the inductor. When the power switch turns on, negative voltage is induced at the auxiliary winding due to the opposite winding direction (*see Equation 1*). Positive voltage is induced (*see Equation 2*) when the power switch turns off:

$$V_{AUX} = -\frac{T_{AUX}}{T_{IND}} \cdot V_{AC}$$
 (eq. 1)

$$V_{AUX} = -\frac{T_{AUX}}{T_{IND}} \cdot (V_{PFCOUT} - V_{AC})$$
 (eq. 2)

where  $V_{AUX}$  is the auxiliary winding voltage;  $T_{IND}$  and  $T_{AUX}$  are boost inductor turns and auxiliary winding turns, respectively;  $V_{AC}$  is input voltage for PFC converter; and  $V_{OUT}$  PFC is output voltage from the PFC converter.




Figure 26. Circuit Near ZCD

Because auxiliary winding voltage can swing from negative to positive voltage, the internal block in ZCD pin has both positive and negative voltage clamping circuits. When the auxiliary voltage is negative, an internal circuit clamps the negative voltage at the ZCD pin around 0.65 V by sourcing current to the serial resistor between the ZCD pin and the auxiliary winding. When the auxiliary voltage is higher than 6.5 V, current is sinked through a resistor from the auxiliary winding to the ZCD pin.




Figure 27. Auxiliary Voltage Depends on MOSFET Switching

The auxiliary winding voltage is used to check the boost inductor current zero instance. When boost inductor current becomes zero, there is a resonance between boost inductor and all capacitors at the MOSFET drain pin, including C<sub>OSS</sub> of the MOSFET; an external capacitor at the D–S pin to reduce the voltage rising and falling slope of the MOSFET; a parasitic capacitor at inductor; and so on to improve performance. Resonated voltage is reflected to the auxiliary winding and can be used for detecting zero current of boost inductor and valley position of MOSFET voltage stress. For valley detection, a minor delay by the resistor and capacitor is needed. A capacitor increases the noise immunity at the ZCD pin. If ZCD voltage is higher than 1.5 V, an internal ZCD comparator output becomes HIGH and LOW when the ZCD goes below 1.4 V. At the falling edge of comparator output, internal logic turns on the MOSFET.




Figure 28. Auxiliary Voltage Threshold

When no ZCD signal is available, the PFC controller cannot turn on the MOSFET, so the controller checks every switching off time and forces MOSFET turn on when the off time is longer than 150  $\mu$ s. This restart timer triggers MOSFET turn–on at startup and may be used at the input voltage zero cross period.




Figure 29. Restart Timer at Startup

Because the MOSFET turn-on depends on the ZCD input, switching frequency may increase to higher than several megahertz due to the mis-triggering or noise on the nearby ZCD pin. If the switching frequency is higher than needed for critical conduction mode (CRM), operation mode shifts to continuous conduction mode (CCM). In CCM, unlike CRM where the boost inductor current is reset to zero at the next switch on; inductor current builds up at every switching cycle and can be raised to very high current that exceeds the current rating of the power switch or diode. This can seriously damage the power switch. To avoid this, maximum switching frequency limitation is embedded. If ZCD signal is applied again within 3.3  $\mu$ s after the previous rising edge of gate signal, this signal is ignored internally and FAN7930B waits for another ZCD signal.




Figure 30. Maximum Switching Frequency Limit Operation

#### Control

The scaled output is compared with the internal reference voltage and sinking or sourcing current is generated from the COMP pin by the transconductance amplifier. The error amplifier output is compared with the internal sawtooth waveform to give proper turn–on time based on the controller.




Figure 31. Control Circuit

Unlike a conventional voltage-mode PWM controller, FAN7930B turns on the MOSFET at the falling edge of ZCD signal. The "ON" instant is determined by the external signal and the turn-on time lasts until the error amplifier output ( $V_{COMP}$ ) and sawtooth waveform meet. When load is heavy, output voltage decreases, scaled output decreases, COMP voltage increases to compensate low output, turn-on time lengthens to give more inductor turn-on time, and increased inductor current raises the output voltage. This is how a PFC negative feedback controller regulates output.

The maximum of  $V_{COMP}$  is limited to 6.5 V, which dictates the maximum turn-on time. Switching stops when  $V_{COMP}$  is lower than 1.0 V.




Figure 32. Turn-On Time Determination

The roles of PFC controller are regulating output voltage and input current shaping to increase power factor. Duty control based on the output voltage should be fast enough to compensate output voltage dip or overshoot. For the power factor, however, the control loop must not react to the fluctuating AC input voltage. These two requirements conflict; therefore, when designing a feedback loop, the feedback loop should be least ten times slower than AC line frequency. That slow response is made by C1 at the compensator. R1 makes gain boost around operation region and C2 attenuates gain at higher frequency. Boost gain by R1 helps raise the response time and improves phase margin.




Figure 33. Compensators Gain Curve

For the transconductance error amplifier side, gain changes based on differential input. When the error is large, gain is large to suppress the output dip or peak quickly. When the error is small, low gain is used to improve power factor performance.




Figure 34. Gain Characteristic

#### Soft-Start

When  $V_{CC}$  reaches  $V_{START}$ , the internal reference voltage is increased like a stair step for 5 ms. As a result,  $V_{COMP}$  is also raised gradually and MOSFET turn-on time increases smoothly. This reduces voltage and current stress on the power switch during startup.




Figure 35. Soft-Start Sequence

#### Startup without Overshoot

Feedback control speed of PFC is quite slow. Due to the slow response, there is a gap between output voltage and feedback control. That is why over-voltage protection (OVP) is critical at the PFC controller and voltage dip caused by fast load changes from light to heavy is diminished by a bulk capacitor. OVP can be triggered during startup phase. Operation on and off by OVP at startup may cause audible noise and can increase voltage stress at startup, which is normally higher than in normal operation. This operation is improved when soft-start time is very long. However, too much startup time enlarges the output voltage building time at light load. FAN7930B has overshoot protection at startup. During startup, the feedback loop is controlled by an internal proportional gain controller and when the output voltage reaches the rated value, it switches to an external compensator after a transition time of 30 ms. This internal proportional gain controller eliminates overshoot at startup and an external conventional compensator takes over successfully afterward.




Figure 36. Startup without Overshoot

#### **THD Optimization**

Total harmonic distortion (THD) is the factor that dictates how closely input current shape matches sinusoidal form. The turn-on time of the PFC controller is almost constant over one AC line period due to the extremely low feedback control response. The turn-off time is deter mined by the current decrease slope of the boost inductor made by the input voltage and output voltage. Once inductor current becomes zero, resonance between COSS and the boost inductor makes oscillating waveforms at the drain pin and auxiliary winding. By checking the auxiliary winding voltage through the ZCD pin, the controller can check the zero current of boost inductor. At the same time, a minor delay is inserted to determine the valley position of drain voltage. The input and output voltage difference is at its maximum at the zero cross point of AC input voltage. The current decrease slope is steep near the zero cross region and more negative inductor current flows during a drain voltage valley detection time. Such a negative inductor current cancels down the positive current flows and input current becomes zero, called "zero-cross distortion" in PFC.




Figure 37. Input and Output Current Near Input Voltage Peak




Figure 38. Input and Output Current Near Input Voltage Peak Zero Cross

To improve this, lengthened turn-on time near the zero cross region is a well-known technique, though the method may vary and may be proprietary. FA N7930B optimizes this by sourcing current through the ZCD pin. Auxiliary winding voltage becomes negative when the MOSFET turns on and is proportional to input voltage. The negative clamping circuit of ZCD outputs the current to maintain the ZCD voltage at a fixed value. The sourcing current from the ZCD is directly proportional to the input voltage. Some portion of this current is applied to the internal sawtooth generator together with a fixed-current source. Theoretically the fixed-current source and the capacitor at sawtooth generator determine the maximum turn-on time when no current is sourcing at ZCD clamp circuit and available turn-on time gets shorter proportional to the ZCD sourcing current.




Figure 39. Circuit of THD Optimizer




Figure 40. Effect of THD Optimizer

By THD optimizer, turn-on time over one AC line period is proportionally changed, depending on input voltage. Near zero cross, lengthened turn-on time improves THD performance.

#### VIN-Absent Detection

To reduce power loss caused by input voltage sensing resistors and to optimize THD, the FAN7930B omits AC input voltage detection. Therefore, no information about AC input is available from the internal controller. In many cases, the  $V_{CC}$  of PFC controller is supplied by an independent power source like standby power. In this scheme, some mismatch may exist. For example, when the electric power is suddenly interrupted during two or three AC line periods;  $V_{CC}$  is still live during that time, but output voltage drops because there is no input power source. Consequently, the control loop tries to compensate for the output voltage drop and  $V_{COMP}$  reaches its maximum. This lasts until AC input voltage is live again. When AC input voltage is live again, high  $V_{COMP}$  allows high switching current and more stress is put on the MOSFET and diode. To protect against this,

FAN7930B checks if the input AC voltage exists. If input does not exist, soft-start is reset and waits until AC input is live again. Soft-start manages the turn-on time for smooth operation when it detects AC input is applied again and applies less voltage and current stress on startup.





Figure 41. Without VIN-Absent Circuit





#### **Current Sense**

The MOSFET current is sensed using an external sensing resistor for over-current protection. If the CS pin voltage is higher than 0.8 V, the over-current protection comparator generates a protection signal. An internal RC filter of 40 k $\Omega$  and 8 pF is included to filter switching noise.

#### **Gate Driver Output**

FAN7930B contains a single totem-pole output stage designed for a direct drive of the power MOSFET. The drive output is capable of up to +500 / -800 mA peak current with a typical rise and fall time of 50 ns with 1 nF load. The output voltage is clamped to 13 V to protect the MOSFET gate even if the V<sub>CC</sub> voltage is higher than 13 V.

#### PCB LAYOUT GUIDE

PFC block normally handles high switching current and the voltage low–energy signal path can be affected by the high–energy path. Cautious PCB layout is mandatory for stable operation.

- The gate drive path should be as short as possible. The closed-loop that starts from the gate driver, MOSFET gate, and MOSFET source to ground of PFC controller should be as close as possible. This is also crossing point between power ground and signal ground. Power ground path from the bridge diode to the output bulk capacitor should be short and wide. The sharing position between power ground and signal ground should be only at one position to avoid ground loop noise. Signal path of the PFC controller should be short and wide for external components to contact.
- The PFC output voltage sensing resistor is normally high to reduce current consumption. This path can be affected by external noise. To reduce noise potential at the INV pin, a shorter path for output sensing is recommended. If a shorter path is not possible, place some dividing resistors between PFC output and the INV pin — closer to the INV pin is better. Relative high voltage close to the INV pin can be helpful.
- The ZCD path is recommended close to auxiliary winding from boost inductor and to the ZCD pin. If that is difficult, place a small capacitor (below 50 pF) to reduce noise.
- The switching current sense path should not share with another path to avoid interference. Some additional

components may be needed to reduce the noise level applied to the CS pin.




Figure 43. Recommended PCB Layout

#### **TYPICAL APPLICATION CIRCUIT**

#### TYPICAL APPLICATION CIRCUIT

Application	Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LCD TV Power Supply	FAN7930B	90–265 V <sub>AC</sub>	195 W	390 V (0.5 A)

#### Features

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 95% at universal input.
- Power factor at rated load is higher than 0.98 at universal input.
- Total Harmonic Distortion (THD) at rated load is lower than 15% at universal input.

#### **Key Design Notes**

- When auxiliary Vcc supply is not available, Vcc power can be supplied through Zero Current Detect (ZCD) winding. The power consumption of R103 is quite high, so its power rating needs checking.
- Because the input bias current of INV pin is almost zero, output voltage sensing resistors (R112~R115) should be as high as possible. However, too-high resistance makes the node susceptible to noise. Resistor values need to strike a balance between power consumption and noise immunity.
- Quick charge diode (D106) can be eliminated if output diode inrush current capability is sufficient. Even without D106, system operation is normal due to the controller's highly reliable protection features.

#### Schematic




Figure 44. Demonstration Circuit

#### Transformer




Figure 45. Transformer Schematic Diagram

#### Winding Specification

#### WINDING SPECIFICATION

Position	No	Pin (S → F)	Wire	Turns	Winding Method	
Bottom	Np	$3,4 \rightarrow 1,2$	0.1 φ x 50	39	Solenoid Winding	
	Insulation: Polyester Tape t = 0.05 mm, 3 Layers					
Тор	$N_{AUX}$ 9, 10 $\rightarrow$ 6, 7 0.3 $\phi$ 5 Solenoid Winding					
	Insulation: Polyester Tape t = 0.05 mm, 4 Layers					

#### **Electrical Characteristics**

#### **ELECTRICAL CHARACTERISTICS**

	Pin	Specification	Remark
Inductance	3, 4  ightarrow 1, 2	194 μH ±5%	100 kHz, 1 V

#### Core & Bobbin

Core: EER3019, Samhwa (PL-7) (Ae = 137.0 mm<sup>2</sup>) Bobbin: EER3019

#### **BILL OF MATERIALS**

Part #	Value	Note	Part #	Value	Note
	Resist	or		Sv	vitch
R101	1 MΩ	1W	Q101	FCPF20N60	20 A, 600 V, SUPERFET <sup>®</sup>
R102	330 kΩ	1/2W	Diode		
R103	10 kΩ	1W	D101	1N4746	1 W, 18 V, Zener Diode
R104	30 kΩ	1/4W	D102	UF4004	1 A, 400 V Glass Passivated High-Efficiency Rectifier
R107	10 kΩ	1/4W	D103	1N4148	1 A, 100 V Small-Signal Diode
R108	4.7 kΩ	1/4W	D104	1N4148	1 A, 100 V Small-Signal Diode
R109	47 kΩ	1/4W	D105		8 A, 600 V, General-Purpose Rectifier
R110	10 kΩ	1/4W	D106		3 A, 600 V, General-Purpose Rectifier
R111	0.80 kΩ	5W			
R112, R113, R114, R116, R117, R118	3.9 kΩ	1/4W	IC101	FAN7930B	CRM PFC Controller
R115, R119	75 kΩ	1/4W			
	Capaci	tor	Fuse		
C101	220 nF / 275 VAC	Box Capacitor	FS101	5 A / 250 V	
C102	680 nF / 275 VAC	Box Capacitor		Ν	ITC
C103	0.68 µF / 630 V	Box Capacitor	TH101	5D-15	
C104	12 nF / 50 V	Ceramic Capacitor		Bridg	e Diode
C105	100 nF / 50 V	SMD (1206)	BD101		15 A, 600 V
C107	33 μF / 50 V	Electrolytic Capacitor		Line	Filter
C108	220 nF / 50 V	Ceramic Capacitor	LF101	23 mH	
C109	47 nF / 50 V	Ceramic Capacitor		Trans	sformer
C110, C116	1 nF / 50 V	Ceramic Capacitor	T1	EER3019	Ae = 137.0 mm <sup>2</sup>
C112	47 nF / 50 V	Ceramic Capacitor		Z	<b>NR</b>
C111	220 μF / 450 V	Electrolytic Capacitor	ZNR101	10D471	
C114	2.2 nF / 450 V	Box Capacitor			
C115	2.2 nF / 450 V	Box Capacitor			


#### ORDERING INFORMATION

Part Number	Operating Temperature Range	Top Mark	Package Type	Shipping <sup>†</sup>
FAN7930BMX-G	–40 to + 125°C	FAN7930BG	8-Lead, Small-Outline Package (SOP) (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SUPERFET is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative