## High Input 2A Step Down Converter

## FEATURES

- 2A Output Current
- Up to $95 \%$ Efficiency
- Up to 28 V Input Range
- $8 \mu \mathrm{~A}$ Shutdown Supply Current
- 200kHz Switching Frequency
- Adjustable Output Voltage
- Cycle-by-Cycle Current Limit Protection
- Thermal Shutdown Protection
- Frequency Foldback at Short Circuit
- Stability with Wide Range of Capacitors, Including Low ESR Ceramic Capacitors
- SOP-8 Package


## APPLICATIONS

- TFT LCD Monitors
- Portable DVDs
- Car-Powered or Battery-Powered Equipments
- Set-Top Boxes
- Telecom Power Supplies
- DSL and Cable Modems and Routers
- Termination Supplies


## GENERAL DESCRIPTION

The ACT4065 is a current-mode step-down DC-DC converter that generates up to 2A output current at 200 kHz switching frequency. The device utilizes Active-Semi's proprietary ISOBCD30 process for operation with input voltage up to 28 V .

Consuming only $8 \mu \mathrm{~A}$ in shutdown mode, the ACT4065 is highly efficient with peak efficiency at $95 \%$ when in operation. Protection features include cycle-by-cycle current limit, thermal shutdown, and frequency foldback at short circuit.

The ACT4065 is available in SOP-8 package and requires very few external devices for operation.


Figure 1. Typical Application Circuit

## ORDERING INFORMATION

| PART NUMBER | TEMPERATURE RANGE | PACKAGE | PINS | PACKING |
| :---: | :---: | :---: | :---: | :---: |
| ACT4065SH | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SOP-8 | 8 | TUBE |
| ACT4065SH-T | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SOP- 8 | 8 | TAPE \& REEL |

## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN NUMBER | PIN NAME | PIN DESCRIPTION |
| :---: | :---: | :--- |
| 1 | BS | Bootstrap. This pin acts as the positive rail for the high-side switch's gate driver. <br> Connect a 10nF between this pin and SW. |
| 2 | IN | Input Supply. Bypass this pin to G with a low ESR capacitor. See Input Capacitor in <br> Application Information section. |
| 3 | SW | Switch Output. Connect this pin to the switching end of the inductor. |
| 4 | G | Ground. |
| 5 | FB | Feedback Input. The voltage at this pin is regulated to 1.293V. Connect to the resistor <br> divider between output and ground to set output voltage. |
| 6 | COMP | Compensation Pin. See Compensation Technique in Application Information section. <br> 7 |
| 8 | EN | Enable Input. When higher than 1.3V, this pin turns the IC on. When lower than 0.7V, <br> this pin turns the IC off. Output voltage is discharged when the IC is off. This pin has a <br> small internal pull up current to a high level voltage when pin is not connected. Do not <br> allow EN pin to exceed 6V. |
| 8 | N/C | Not Connected. |

ACT4065

## ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

| PARAMETER | VALUE | UNIT |
| :--- | :---: | :---: |
| IN Supply Voltage | -0.3 to 30 | V |
| SW Voltage | -1 to $\mathrm{V}_{\mathbb{I N}}+1$ | V |
| BS Voltage | $\mathrm{V}_{\text {SW }}-0.3$ to $\mathrm{V}_{\text {SW }}+8$ | V |
| EN, FB, COMP Voltage | -0.3 to 6 | V |
| Continuous SW Current | Internally limited | A |
| Maximum Power Dissipation | 0.76 | W |
| Junction to Ambient Thermal Resistance $\left(\theta_{\mathrm{jA}}\right)$ | 105 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $V_{\text {IN }}$ | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$ | 6 |  | 28 | V |
| Feedback Voltage | $V_{\text {FB }}$ | $\mathrm{V}_{\text {comp }}=1.5 \mathrm{~V}$ | 1.267 | 1.293 | 1.319 | V |
| High-Side Switch On Resistance | R ${ }_{\text {ONH }}$ |  |  | 0.2 |  | $\Omega$ |
| Low-Side Switch On Resistance | Ront |  |  | 8 |  | $\Omega$ |
| SW Leakage |  | $\mathrm{V}_{\mathrm{EN}}=0$ |  | 0 | 10 | $\mu \mathrm{A}$ |
| Current Limit | ILIM |  | 3 | 3.5 |  | A |
| COMP to Current Limit Transconductance | $\mathrm{G}_{\text {comp }}$ |  |  | 1.8 |  | A/V |
| Error Amplifier Transconductance | $\mathrm{G}_{\text {EA }}$ | $\Delta \mathrm{l}_{\text {comp }}= \pm 10 \mu \mathrm{~A}$ |  | 550 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| Error Amplifier DC Gain | $A_{V E A}$ |  |  | 4000 |  | V/V |
| Switching Frequency | $\mathrm{f}_{\text {sw }}$ |  | 160 | 200 | 240 | kHz |
| Short Circuit Switching Frequency |  | $V_{\text {FB }}=0$ |  | 50 |  | kHz |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MaX }}$ | $V_{\text {FB }}=1.1 \mathrm{~V}$ |  | 93 |  | \% |
| Minimum Duty Cycle |  | $\mathrm{V}_{\text {FB }}=1.4 \mathrm{~V}$ |  |  | 0 | \% |
| Enable Threshold Voltage |  | Hysteresis $=0.1 \mathrm{~V}$ | 0.7 | 1 | 1.3 | V |
| Enable Pull Up Current |  | Pin pulled up to 4.5 V typically when left unconnected |  | 1 |  | $\mu \mathrm{A}$ |
| Supply Current in Shutdown |  | $\mathrm{V}_{\mathrm{EN}}=0$ |  | 8 | 20 | $\mu \mathrm{A}$ |
| IC Supply Current in Operation |  | $\mathrm{V}_{\text {EN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=1.4 \mathrm{~V}$ |  | 0.7 |  | mA |
| Thermal Shutdown Temperature |  | Hysteresis $=10^{\circ} \mathrm{C}$ |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |



Figure 2. Functional Block Diagram

## FUNCTIONAL DESCRIPTION

As seen in Figure 2, Functional Block Diagram, the ACT4065 is a current mode pulse width modulation (PWM) converter. The converter operates as follows:

A switching cycle starts when the rising edge of the Oscillator clock output causes the HighSide Power Switch to turn on and the Low-Side Power Switch to turn off. With the SW side of the inductor now connected to IN , the inductor current ramps up to store energy in the its magnetic field. The inductor current level is measured by the Current Sense Amplifier and added to the Oscillator ramp signal. If the resulting summation is higher than the COMP voltage, the output of the PWM Comparator goes high. When this happens or when Oscillator clock output goes low, the High-Side Power Switch turns off and the Low-Side Power Switch turns on. At this point, the SW side of the inductor swings to a diode voltage below ground, causing the inductor current to decrease and magnetic energy to be transferred to output. This state continues until the cycle starts again

The High-Side Power Switch is driven by logic using BS bootstrap pin as the positive rail. This pin is charged to $\mathrm{V}_{\mathrm{sw}}+6 \mathrm{~V}$ when the Low-

Side Power Switch turns on.
The COMP voltage is the integration of the error between FB input and the internal 1.293 V reference. If FB is lower than the reference voltage, COMP tends to go higher to increase current to the output. Current limit happens when COMP reaches its maximum clamp value of 2.55 V .

The Oscillator normally switches at 200 kHz . However, if FB voltage is less than 0.7 V , then the switching frequency decreases until it reaches a minimum of 50 kHz at $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}$.

## SHUTDOWN CONTROL

The ACT4065 has an enable input EN for turning the IC on or off. When EN is less than 0.7 V , the IC is in $8 \mu \mathrm{~A}$ low current shutdown mode. When EN is higher than 1.3 V , the IC is in normal operation mode. EN is internally pulled up with a $2 \mu \mathrm{~A}$ current source and can be left unconnected for always-on operation. Note that EN is a low voltage input with a maximum voltage of 6 V ; it should never be directly connected to IN.

## THERMAL SHUTDOWN

The ACT4065 automatically turns off when its junction temperature exceeds $160^{\circ} \mathrm{C}$.

## APPLICATION INFORMATION

## OUTPUT VOLTAGE SETTING



Figure 3. Output Voltage Setting
Figure 3 shows the connections for setting the output voltage. Select the proper ratio of the two feedback resistors $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB2}}$ based on the output voltage. Typically, use $R_{\text {FB2 }} \approx 10 \mathrm{k} \Omega$ and determine $\mathrm{R}_{\text {FB1 }}$ from the output voltage:

$$
\begin{equation*}
R_{F B 1}=R_{F B 2}\left(\frac{V_{\text {OUT }}}{1.293 V}-1\right) \tag{1}
\end{equation*}
$$

## INDUCTOR SELECTION

The inductor maintains a continuous current to the output load. This inductor current has a ripple that is dependent on the inductance value: higher inductance reduces the peak-to-peak ripple current. The trade off for high inductance value is the increase in inductor core size and series resistance, and the reduction in current handling capability. In general, select an inductance value $L$ based on ripple current requirement:

$$
\begin{equation*}
L=\frac{V_{\text {OUT }} \cdot\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} f_{\text {SW }} I_{\text {OUTMAX }} K_{\text {RIPPLE }}} \tag{2}
\end{equation*}
$$

where $\mathrm{V}_{\mathbb{N}}$ is the input voltage, $\mathrm{V}_{\text {out }}$ is the output voltage, $\mathrm{f}_{\text {sw }}$ is the switching frequency, lourmax is the maximum output current, and K KiPpLe is the ripple factor. Typically, choose $\mathrm{K}_{\text {RIPPLE }}=30 \%$ to correspond to the peak-to-peak ripple current being $30 \%$ of the maximum output current.

With this inductor value (Table 1), the peak inductor current is lout • $1+\mathrm{K}_{\text {RIPPLE }} / 2$ ). Make sure that this peak inductor current is less that the 3A current limit. Finally, select the inductor core size so that it does not saturate at 3A.

Table 1. Typical Inductor Values

| $\mathbf{V}_{\text {out }}$ | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5 V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{L}$ | $10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}$ | $15 \mu \mathrm{H}$ | $22 \mu \mathrm{H}$ | $33 \mu \mathrm{H}$ |

## INPUT CAPACITOR

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during switching, its ESR also affects efficiency.

The input capacitance needs to be higher than $10 \mu \mathrm{~F}$. The best choice is the ceramic type; however, low ESR tantalum or electrolytic types may also be used provided that the RMS ripple current rating is higher than $50 \%$ of the output current. The input capacitor should be placed close to the $\mathbb{I N}$ and $G$ pins of the IC, with shortest traces possible. In the case of tantalum or electrolytic types, they can be further away if a small parallel $0.1 \mu \mathrm{~F}$ ceramic capacitor is placed right next to the IC.

## OUTPUT CAPACITOR

The output capacitor also needs to have low ESR to keep low output voltage ripple. The output ripple voltage is:
$V_{\text {RIPPLE }}=I_{\text {OUTMAX }} K_{\text {RIPPLE }} R_{\text {ESR }}$
$+\frac{V_{I N}}{28 \cdot f_{S W}{ }^{2} L C_{\text {OUT }}}$
where lourmax is the maximum output current, $\mathrm{K}_{\text {RIPPLE }}$ is the ripple factor, $\mathrm{R}_{\text {ESR }}$ is the ESR resistance of the output capacitor, $\mathrm{f}_{s w}$ is the switching frequency, $L$ in the inductor value, Cout is the output capacitance. In the case of ceramic output capacitors, ResR is very small and does not contribute to the ripple. Therefore, a lower capacitance value can be used for ceramic type. In the case of tantalum or electrolytic type, the ripple is dominated by $\mathrm{R}_{\text {ESR }}$ multiplied by the ripple current. In that case, the output capacitor is chosen to have sufficiently low ESR.

For ceramic output type, typically choose a capacitance of about $22 \mu \mathrm{~F}$. For tantalum or electrolytic type, choose a capacitor with less than $50 \mathrm{~m} \Omega$ ESR.

## RECTIFIER DIODE

Use a Schottky diode as the rectifier to conduct current when the High-Side Power Switch is off. The Schottky diode must have current rating higher than the maximum output current and the reverse voltage rating higher than the maximum input voltage.

## STABILITY COMPENSATION



* $\mathrm{C}_{\text {comp2 }}$ is needed only for high ESR output capacitor

Figure 4. Stability Compensation
The feedback system of the IC is stabilized by the components at COMP pin, as shown in Figure 4. The DC loop gain of the system is determined by the following equation:
$A_{V D C}=\frac{1.293 V}{l_{\text {OUT }}} A_{V E A} G_{\text {COMP }}$
The dominant pole P 1 is due to $\mathrm{C}_{\text {сомр }}$ :

$$
\begin{equation*}
f_{P 1}=\frac{G_{E A}}{2 \pi A_{V E A} C_{C O M P}} \tag{5}
\end{equation*}
$$

The second pole P2 is the output pole:

$$
\begin{equation*}
f_{P 2}=\frac{I_{\text {OUT }}}{2 \pi V_{\text {OUT }} C_{O U T}} \tag{6}
\end{equation*}
$$

The first zero Z 1 is due to $\mathrm{R}_{\text {сомр }}$ and $\mathrm{C}_{\text {сомр }}$ :

$$
\begin{equation*}
f_{Z 1}=\frac{1}{2 \pi R_{\text {COMP }} C_{\text {COMP }}} \tag{7}
\end{equation*}
$$

And finally, the third pole is due to $\mathrm{R}_{\text {сомр }}$ and $\mathrm{C}_{\text {comp2 }}$ (if $\mathrm{C}_{\text {сомр2 }}$ is used):

$$
\begin{equation*}
f_{P 3}=\frac{1}{2 \pi R_{\text {COMP }} C_{\text {COMP2 }}} \tag{8}
\end{equation*}
$$

Follow the following steps to compensate the IC:

STEP 1. Set the cross over frequency at $1 / 5$ of the switching frequency via $\mathrm{R}_{\text {сомр: }}$
$R_{\text {COMP }}=\frac{2 \pi V_{\text {OUT }} C_{\text {OUT }} f_{\text {SW }}}{10 G_{\text {EA }} G_{\text {COMP }} \cdot 1.293 V}$
$=9.8 \times 10^{7} V_{\text {OUT }} C_{\text {OUT }} \quad(\Omega)$
but limit $\mathrm{R}_{\text {сомp }}$ to $15 \mathrm{k} \Omega$ maximum.
STEP 2. Set the zero $f_{\mathrm{z} 1}$ at $1 / 4$ of the cross over
frequency. If $R_{\text {comp }}$ is less than $15 \mathrm{k} \Omega$, the equation for $\mathrm{C}_{\text {сомр }}$ is:
$C_{\text {COMP }}=\frac{1.6 \times 10^{-5}}{R_{\text {COMP }}} \quad$ (F)
If $R_{\text {comp }}$ is limited to $15 \mathrm{k} \Omega$, then the actual cross over frequency is 6.1 / ( $\left.\mathrm{V}_{\text {out }} \mathrm{C}_{\text {out }}\right)$. Therefore:
$C_{\text {COMP }}=6.96 \times 10^{-6} V_{\text {OUT }} C_{\text {OUT }}$
STEP 3. If the output capacitor's ESR is high enough to cause a zero at lower than 4 times the cross over frequency, an additional compensation capacitor $\mathrm{C}_{\text {comp2 }}$ is required. The condition for using $\mathrm{C}_{\text {comp2 }}$ is:
$R_{\text {ESRCOUT }}$
$\geq \operatorname{Min}\left(\frac{1.1 \times 10^{-6}}{C_{\text {OUT }}}, 0.012 \cdot V_{\text {OUT }}\right)$
And the proper value for $\mathrm{C}_{\text {сомр2 }}$ is:
$C_{\text {COMP } 2}=\frac{C_{\text {OUT }} R_{\text {ESRCOUT }}}{R_{\text {COMP }}}$
Though $\mathrm{C}_{\text {сомp2 }}$ is unnecessary when the output capacitor has sufficiently low ESR, a small value $\mathrm{C}_{\text {comp2 }}$ such as 100 pF may improve stability against PCB layout parasitic effects.

Table 2 shows some calculated results based on the compensation method above.

Table 2. Typical Compensation for Different Output Voltages and Output Capacitors

| $\mathrm{V}_{\text {out }}$ | C $_{\text {out }}$ | $\mathbf{R}_{\text {comp }}$ | $\mathbf{C}_{\text {comp }}$ | C $_{\text {comp2 }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2.5 V | $22 \mu \mathrm{~F}$ Ceramic | $5.6 \mathrm{k} \Omega$ | 2.7 nF | None |
| 3.3 V | $22 \mu \mathrm{~F}$ Ceramic | $7.2 \mathrm{k} \Omega$ | 2.2 nF | None |
| 5 V | $22 \mu \mathrm{~F}$ Ceramic | $10 \mathrm{k} \Omega$ | 1.5 nF | None |
| 2.5 V | $47 \mu \mathrm{~F}$ SP Cap | $11 \mathrm{k} \Omega$ | 1.5 nF | None |
| 3.3 V | $47 \mu \mathrm{~F} \mathrm{SP} \mathrm{Cap}$ | $15 \mathrm{k} \Omega$ | 1 nF | None |
| 5 V | $47 \mu \mathrm{~F} \mathrm{SP} \mathrm{Cap}$ | $15 \mathrm{k} \Omega$ | 1.5 nF | None |
| 2.5 V | $470 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 8.2 nF | 1 nF |
| 3.3 V | $470 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 10 nF | 1 nF |
| 5 V | $470 \mu \mathrm{~F} / 10 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 15 nF | None |

Figure 5 shows a sample ACT4065 application circuit generating $2.5 \mathrm{~V} / 2 \mathrm{~A}$ output.

ACT4065


Figure 5. ACT4065 2.5V/2A Output Application

## TYPICAL PERFORMANCE CHARACTERISTICS

(Circuit of Figure 5 , unless otherwise specified .)




## PACKAGE OUTLINE

## SOP-8 PACKAGE OUTLINE AND DIMENSIONS



| SYMBOL | DIMENSION IN <br> MILLIMETERS |  | DIMENSION IN <br> INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 1.350 | 1.750 | 0.053 | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| B | 0.330 | 0.510 | 0.013 | 0.020 |
| C | 0.190 | 0.250 | 0.007 | 0.010 |
| D | 4.780 | 5.000 | 0.188 | 0.197 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.300 | 0.228 | 0.248 |
| e | 1.270 | TYP | 0.050 | TYP |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this data sheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit www.active-semi.com. For other inquiries, please send to:

1270 Oakmead Parkway, Sunnyvale, California 94085, USA

